A NOVEL COARSE GRAIN RECONFIGURABLE PROCESSING ELEMENT ARCHITECTURE

Midwest Symposium on Circuits and Systems

Volumn 2, Issue , 2003, Pages 827-830

  Happonen, Aki ^a,d   Hemming, Erwin ^b   Juntti, Markku J ^c  

^a NOKIA RESEARCH CENTER   (United States)

^b NOKIA   (Germany)

^c UNIVERSITY OF OULU   (Finland)

^d NOKIA SIEMENS NETWORKS   (Finland)

Author keywords

Coarse Grain; Processing Element; Reconfigurable

Indexed keywords

RECONFIGURABLE ARCHITECTURES;

ARITHMETIC OPERATIONS; CLOCK FREQUENCY; COARSE GRAINS; COARSE-GRAIN RECONFIGURABLE; PROCESSING ELEMENTS; PROPOSED ARCHITECTURES; RECONFIGURABLE; RECONFIGURABLE PROCESSING; SIMPLE++; SQUARE-ROOT;

ARCHITECTURE;

EID: 85150477667     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2003.1562414     Document Type: Conference Paper

References (18)

1. Juntti, M. J. Multiuser demodulation for DS-CHMA systems in fading channels, Doctoral Dissertation, Department of Electrical Engineering, University of Oulu, Finland 1997
2. Foschini, G. J., Gans M. J., "On limits of wireless communications" in a fading environment when using multiple antennas, ireless Personal Communications, vol. 6, no. 3 1998
3. Moore G. E., "Cramming more components onto integrated circuits", Electronics, Volume 38, Number 8, April 19, 1965
4. Baines R., Pulley D., "A Total Cost Approach to Evaluating Different Reconfigurable Architectures for Baseband Processing in Wireless Receivers", IEEE Communication Magaine, January 2003, Page (s): 105-113
5. Rabaey J. M., "Low-Power Silicon Architectures for Wireless Communications", Design Automation Conference, 2000 Proceedings of the ASP-DAC 2000. Asia and South Pacific 25-28 Jan. 2000, Page (s): 377-380
6. Hartenstein R., "Coarse grain reconfigurable architectures" Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific, 30 Jan.-2 Feb. 2001 Page (s): 564-569
7. Becker J., Pionteck T., Habermann C., Glesner M., "Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture", VLSI. 2001 Proceedings. IEEE Computer Society Workshop on; 19-20 April 2001, Page (s): 41-46
8. www.PicoChip.com
9. Vorbnch M., Becker J., "Reconfigurable processon architectures for mobile phones", Parallel and Distributed Processing Symposium, 2003. Proceedings. International. April 22-26, 2003, Page (s): 181-186
10. http://www.morphotech.com/
11. http://www.qstech.com/
12. Plunkett B., Chou D., "Computational efficiency adaptive computing vs. ASICs", Electronics. Circuits and Systems 2002. 9th International Conference on. Volume 2, 15-18 Sept. 2002, Page (s): 819-822 vol. 2
13. http://www.morphotech.com/articles/oct21.htm
14. www.imec.be/adriatic
15. Hartenstein R., "A decade of reconfigurahle computing a visionary retrospective", Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001 Proceedings, 13-16 March 2001, Page (s): 642-649
16. Papadourakis G. M., Condorodis J., "A VLSI design of processing element for reconfigurable systolic architectures based on LNS", Acoustics, Speech, and Signal Processing 1988. ICASSP-88., 1988 International Conference on. 11-14 April 1988 Page (s): 2080-2083 vol. 4
17. Juntti J. M., Lilleberg J. O., "Implementation aspects of linear multiuser detectors in asynchronous CDMA systems". Spreao Spectrum Techniques and Applications Proceedings, 1996 IEEE 4th International Symposium on, Volume 2, 22-25 Sept. 1996, Page (s): 842-846 vol. 2
18. Golub G. H. and van Loan C. F., Matrix computations Baltimore, Maryland: The Johns Hopkins University Press 3rd ed., 1996.