When poll is better than interrupt

Proceedings of FAST 2012: 10th USENIX Conference on File and Storage Technologies

Volumn , Issue , 2012, Pages 25-31

  Yang, Jisoo ^a   Minturn, Dave B ^a   Hady, Frank ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK CYCLES; CURRENT INTERRUPT; LOW LATENCY; NON-VOLATILE MEMORY; OPERATING SYSTEM KERNEL; SYNCHRONOUS I/O;

DIGITAL STORAGE;

EID: 85077127559     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. Jen Axboe. Flexible I/O tester (fio). http://git.kernel.dk/?p=fio.git;a=summary. 2010.
2. Amber Huffman and Joni Clark. Serial ATA native command queueing. Technical white paper, http://www.seagate.com/content/pdf/whitepaper/D2c_tech_paper_intc-stx_sata_ncq.pdf, July 2003.
3. Intel Corporation. Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1-3. Intel, 2008.
4. M. Tim Jones. Boost application performance using asynchronous I/O. http://www.ibm.com/developerworks/linux/library/l-async/, 2006.
5. NVMHCI Work Group. NVM Express. http://www.nvmexpress.org/, 2011.
6. SCSI Tagged Command Queueing, SCSI Architecture Model - 3, 2007.
7. rd Ed., O'Reilly, 2005.
8. rd International Symposium of Microarchitecture (MICRO), Atlanta, GA, December 2010.
9. Jeremy Condit, Edmund B. Nightingale, Christopher Frost, Engin Ipek, Benjamin Lee, Doug Burger, and Derrick Coetzee. Better I/O through byte-addressable, persistent memory. In Proceedings of the Symposium on Operating Systems Principles (SOSP), pages 133-146, Big Sky, MT, October 2009.
10. rd Ed., O'Reilly, 2005.
11. B. Dieny, R. Sousa, G. Prenat, and U. Ebels, Spin-dependent phenomena and their implementation in spintronic devices. In International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 2008.
12. st International Workshop on Accelerating Data Management Systems Using Modern Processor and Storage Architectures (ADMS), Singapore, September 2010.
13. William Gropp, Ewing Lusk, Nathan Doss and Anthony Skjellum. A high-performance, portable implementation of the MPI message passing interface standard. Parallel Computing, 22:789-828, September 1996.
14. S. Parkin. Racetrack memory: A storage class memory based on current controlled magnetic domain wall motion. In Device Research Conference (DRC), pages 3-6, 2009.
15. th International Symposium of Computer Architecture (ISCA), Austin, TX, June 2009.
16. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y.-C. Chen, R. M. Shelby, M. Salinga, D. Krebs, S.-H. Chen, H.-L. Lung, and C. H. Lam. Phase-change random access memory: A scalable technology. IBM Journal of Research and Development, 52:465-480, 2008.
17. Dongjun Shin. SSD. In Linux Storage and Filesystem Workshop, San Jose, CA, February 2008.
18. nd International Symposium on Parallel Architectures, Algorithms, and Networks (ISPAN), Beijing, China, June 1996.
19. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams. The missing memristor found. Nature, 453(7191):80-83, May 2008.
20. th Symposium on Principles and Practice of Parallel Programming (PPoPP), pages 32-39, New York, NY, March 2006.
21. Xiaojian Wu and Narasimha Reddy. SCMFS: A file system for storage class memory. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC11), Seattle, WA, November 2011.