A VLSI switch architecture for broadband satellite networks

Midwest Symposium on Circuits and Systems

Volumn , Issue , 1998, Pages 42-45

  Wassal, A G ^a   Hasan, M A ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ADVANCED TRAFFIC MANAGEMENT SYSTEMS; BROADBAND NETWORKS; MEMORY ARCHITECTURE; MEMORY MANAGEMENT UNITS; SATELLITES; VLSI CIRCUITS;

AGGREGATE TRAFFIC; BROADBAND SATELLITE NETWORKS; BUFFER MANAGEMENT; ON-BOARD PROCESSING; PERFORMANCE REQUIREMENTS; SHARED MEMORY ARCHITECTURE; SWITCH ARCHITECTURES; SWITCHING FABRIC;

NETWORK ARCHITECTURE;

EID: 85034249073     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.1998.759431     Document Type: Conference Paper

References (10)

1. I. Akyildiz and S.-H. Jeong. Satellite ATM networks: A survey. IEEE CommunicationsMagazine, 35(7):30-43, July 1997.
2. H. Chao. A novel architecture for queue management in the ATM network. IEEE Journal on Selected Areas in Communications, 9(7):1110-1118, Sept. 1991.
3. J. Gilderson and J. Cherkaoui. Onboard switching for ATM via satellite. IEEE Communications Magazine, 35(7):30-43, July 1997.
4. M. Hashemi and A. Leon-Garcia. The single-queue switch: A building block for switches with programmable scheduling. IEEE Journal on Selected Areas in Communications, 15(5):785-794, June 1997.
5. M. Hluchyj and M. Karol. Queueing in high-performance packet switching. IEEE Journal on Selected Areas in Communications, 6(9):1587-1597, Dec. 1988.
6. Y. Katayama. Trends in semiconductor memories. IEEE Micro, 17(6):10-17, Nov.-Dec. 1997.
7. J. Roberts, P. Boyer, and M. Servel. A real time sorter with application to ATM traffic control. Proc. International Switching Symposium, pages 258-262, April 1995.
8. K. Schultz and P. Gulak. CAM-based single-chip shared buffer ATM switch. Proc. IEEE International Conference on Communications, pages 1190-1195, May 1994.
9. G.-L. Wu and J. Mark. A buffer allocation scheme for ATM networks: complete sharing based on virtual patition. IEEE/ACMTransactions on Networking, 3(6):660-670, Dec. 1995.
10. H. Yamanaka, H. Saito, H. Kondoh, Y. Sasaki, H. Yamada, M. Tsuzuki, S. Nishio, H. Notani, A. Iwabu, M. Ishiwaki, S. Kohama, Y. Matsuda, and K. Oshima. Scalabale shared-buffering ATM switch with a verstile searchable queue. IEEE Journal on Selected Areas in Communications, 15(5):773-784, June 1997.