InCheck: An In-Application Recovery Scheme for Soft Errors

Proceedings - Design Automation Conference

Volumn Part 128280, Issue , 2017, Pages

  Didehban, Moslem ^a   Lokam, Sai Ram Dheeraj ^a   Shrivastava, Aviral ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ERROR CORRECTION; ERRORS; HARDWARE; RADIATION HARDENING; RECOVERY; SOFTWARE RELIABILITY;

APPLICATION RECOVERY; HARDWARE COMPONENTS; HARDWARE MODIFICATIONS; MEMORY LOCATIONS; SOFT-ERROR TOLERANCE; SOFTWARE SOLUTION; SOFTWARE TECHNIQUES; STATE OF THE ART;

APPLICATION PROGRAMS;

EID: 85023645294     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/3061639.3062265     Document Type: Conference Paper

References (31)

1. Jason Duell. The design and implementation of berkeley lab's linux checkpoint/restart. Lawrence Berkeley National Laboratory, 2005.
2. Aupy et al. On the combination of silent error detection and checkpointing. In PRDC-19. IEEE, 2013.
3. Binkert et al. The gem5 simulator. ACM SIGARCH Computer Architecture News, 2011.
4. Chris et al. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO, 2004.
5. Didehban et al. nZDC: A compiler technique for near Zero silent Data Corruption. In DAC-53. ACM, 2016.
6. Elnozahy et al. Checkpointing for peta-scale systems: A look into the future of practical rollback-recovery. TDSC, 2004.
7. Guthaus et al. MiBench: A free, commercially representative embedded benchmark suite. In WWC-4. IEEE, 2001.
8. Liu et al. Clover: Compiler directed lightweight soft error resilience. In LCTES. ACM, 2015.
9. Lu et al. When is multi-version checkpointing needed? In FTXS-3. ACM, 2013.
10. Mitropoulou et al. DRIFT: Decoupled CompileR-Based Instruction-Level Fault-Tolerance. In LCPC. Springer, 2014.
11. Oh et al. ED4I: Error Detection by Diverse Data and Duplicated Instructions. TC, 2002.
12. Quinn et al. Software resilience and the effectiveness of software mitigation in microcontrollers. TNS, 2015.
13. Reis et al. SWIFT: Software implemented fault tolerance. In CGO. IEEE, 2005.
14. Reis et al. Automatic instruction-level software-only recovery. MICRO, 2007
15. Schirmeier et al. Avoiding pitfalls in fault-injection based comparison of program .. In DSN, 2015.
16. Schroeder et al. Understanding failures in petascale computers. In SciDAC. IOP Publishing, 2007.
17. Shrivastava et al. Quantitative analysis of control flow checking mechanisms for soft errors. In DAC-51. IEEE, 2014.
18. Shuguang et al. Encore: low-cost, fine-grained transient fault recovery. In MICR0-44-ACM, 2011.
19. Shye et al. PLR: A software approach to transient fault tolerance for multicore architectures. TDSC, 2009.
20. Sierawski et al. Effects of scaling on muon-induced soft errors. In International Reliability Physics Symposium, 2011.
21. Silberberg et al. Neutron generated single-event upsets in the atmosphere. TNS, 1984.
22. Taber et al. Single event upset in avionics. TNS, 1993.
23. Ulbrich et al. Eliminating single points of failure in softwarebased redundancy. In EDCC-9. IEEE, 2012.
24. Wang et al. Compiler-managed software-based redundant multi-Threading for transient fault detection. In CGO, 2007.
25. Xu et al. An instruction-level fine-grained recovery approach for soft errors. In SAC-28. ACM, 2013.
26. Yim et al. A fault-Tolerant programmable voter for softwarebased n-modular redundancy. In AeroConf. IEEE, 2012.
27. Yu et al. Esoftcheck: Removal of non-vital checks for fault tolerance. In CG0-7. IEEE Computer Society, 2009.
28. Zhang et al. Fault recovery based on checkpointing for hard real-Time embedded systems. In DFT-18. IEEE, 2003.
29. Zhang et al. Runtime asynchronous fault tolerance via speculation. In CG0-10. ACM, 2012. IRC. International Technology Roadmap For Semiconductors 2.0-Executive Summary. http://www.itrs2.net/itrs-reports.html, 2015. [accessed 19-November-2016].
30. Spainhoweret al. Ibm s/390 parallel enterprise server g5 fault tolerance: A historical perspective. IBM J RES DEV, 1999.
31. Boeing Stuart and Russell Urzi. A research agenda for mixed-criticality systems.