A high-performance low-power asynchronous matrix-vector multiplier for discrete cosine transform

AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

Volumn , Issue , 1999, Pages 135-138

  Kim, Kyeounsoo ^a   Beerel, P A ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85013917280     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APASIC.1999.824046     Document Type: Conference Paper

References (11)

1. A. P. Chandrakasan, R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits, " Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, April 1995.
2. A. Y. Wu, K. J. R. Liu, "Algorithm-Based Low-Power Transform Coding Architecture: The Multirate Approach, " IEEE Transactions on VLSI Systems, vol. 6, No. 4, pp. 707-718, Dec. 1998.
3. L. S. Nielsen and J. Sparso, "A Low-Power Asynchronous Data-Path for a FIR filter bank, " in Proceedings of International Symposium on ASYNC, pp. 197-207, 1996.
4. T. Xanthopoulos and A. P. Chandrakasan, "A Low-Power IDCT Macrocell for MPEG-2 MP@ML Exploiting Data Distribution Properties for Minimal Activity, " IEEE Journal of Solid-State Circuits, vol. 34, pp. 693-703, May 1999.
5. D. Johnson, V. Akella, B. Stott, "Micropipelined Asynchronous Discrete Cosine Transform (DCT/IDCT) Processor, " IEEE Transactions on VLSI Systems, vol. 6, No. 4, pp. 731-740, 1998.
6. S. M. Nowick, "Design of a Low-Latency Asynchronous Adder Using Speculative Completion, " IEE Proceedings-Computers and Digital Techniques, vol. 143, no. 5, pp. 301-307, 1996.
7. S. M. Nowick, K. Y. Yun, P. A. Beerel, A. E. Dooply, "Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders, " in Proceedings of International Symposium on ASYNC, 1997.
8. W. H. Chen, C. H. Smith, S. Fralick, "A Fast Computational Algorithm for the Discrete Cosine Transform, " IEEE Transactions on Communications, vol. COM-25, pp. 1004-1009, Sept. 1977.
9. A. Madisetti, A. N. Willson, "A 100 MHz 2-D DCT/IDCT Processor for HDTV Applications, " IEEE Transactions on Circuits and Systems for Video Tech., Vol. 5, No. 2, pp. 158-165, April 1995.
10. S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, Y. Yamashita, H. Terane, M. Yoshimoto, "A 100-MHz 2-D Discrete Cosine Transform Core Processor, " IEEE Journal of Solid-State Circuits, vol. 36, pp. 492-499, April 1992.
11. S. A. White, "Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review, " IEEE ASSP Magazine, pp. 4-19, July 1989.