Micropipelined asynchronous Discrete Cosine Transform (DCT/IDCT) processor

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 731-740

  Johnson, David ^a   Akella, Venkatesh ^b   Stott, Brett ^c  

^a Idax Inc   (United States)

^b University of California   (United States)

^c HEWLETT PACKARD COMPANY   (United States)

Author keywords

Asynchronous design; Asynchronous pipelining; Discrete cosine transform; Image processing; Low power design; Special purpose VLSI architecture

Indexed keywords

DESIGN; FLIP FLOP CIRCUITS; GATES (TRANSISTOR); IMAGE PROCESSING; VLSI CIRCUITS;

ASYNCHRONOUS PIPELINING;

PIPELINE PROCESSING SYSTEMS;

EID: 0032288788     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736146     Document Type: Article

References (11)

1. J. Rabaey and M. Pedram, Low Power Design Methodologies. New York: Kluwer Academic, 1995.
2. A. J. Martin, S. M. Burns, T. K. Lee, D. Borkovic, and P. J. Hazewindus, "Design of an asynchronous microprocessor," in Proc. Decennial Caltech Conf. VLSI;
3. also in Advanced Research in VLSI 1989, C. L. Seitz, Ed. Cambridge, MA: M.I.T. Press, 1989, pp. 351-373.
4. J. V. Woods, P. Day, S. B. Furber, J. D. Garside, N. C. Paver, and S. Temple, "AMULET1: An asynchronous ARM microprocessor," IEEE Trans. Comput., vol. 48, pp. 375-398, Apr. 1997.
5. R. M. Keller, "Toward a theory of universal speed-independent modules," IEEE Trans. Comput., vol. C-23, pp. 21-33, Jan. 1974.
6. I. E. Sutherland, "Micropipelines," Commun. ACM, vol. 32, no. 6, pp. 720-738, June 1989.
7. W. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun., vol. COM-25, pp. 1004-1009, Sept. 1977.
8. T. Murata, "Petri nets: Properties, analysis, and applications," Proc. IEEE, Apr. 1989, vol. 77, no. 4, pp. 541-580.
9. D. N. Johnson and V. Akella, "Design and analysis of asynchronous adders," Inst. Elect. Eng. Proc. - Computers and Digital Techniques, vol. 145, no. 1, Jan. 1998.
10. B. Stott, D. N. Johnson, and V. Akella, "Asynchronous 2-D discrete cosine transform core processor," in Proc. Int. Conf. Comput. Design, (ICCD'95), Oct. 1995, pp. 380-385.
11. S. B. Furber and P. Day, "Four-phase micropipeline latch control circuits," IEEE Trans. VLSI Syst., vol. 4, pp. 247-253, June 1996.