Low-power low-voltage 4-2 compressors for VLSI applications

Proceedings - IEEE Alessandro Volta Memorial Workshop on Low-Power Design, VOLTA 1999

Volumn , Issue , 1999, Pages 84-90

  Margala, Martin ^a   Durdle, Nelson G ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BINS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; TRANSISTORS; VLSI CIRCUITS;

4-2 COMPRESSORS; DOUBLE-PASS TRANSISTORS; FULL-SWING; LOW POWER LOW VOLTAGES; POWER EFFICIENCY; POWER EFFICIENT; STANDARD CMOS; SUPPLY VOLTAGES;

COMPRESSORS;

EID: 85013318448     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPD.1999.750407     Document Type: Conference Paper

References (10)

1. Bellaouar, A. and Elmasry, M. I., Low-Power Digital VLSI Design-Circuits and Systems, Boston, U. S. A., Kluwer Academic Publishers, 1995.
2. Rabaey, J. M., and Pedram M., editors, Low Power Design Methodologies, Boston, U. S. A., Kluwer Academic Publishers, 1996.
3. Rabaey, J. M., Digital Integrated Circuits, Englewood Cliffs, U. S. A., Prentice Hall, 1996.
4. Kanie, Y. and Kubota, Y., 4-2 Compressor with Complementary Pass-Transistor Logic, IEICE Transactions on Electronics, vol. E77-C, no. 4, pp. 647-649, April 1994.
5. Hsiao, S.-F., Jiang, M.-R., and Yeh, J.-S., Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers, Electronics Letters, vol. 34, no. 4, pp. 341-343, 19th February 1998.
6. Margala, M., and Durdle, N. G., Novel low-voltage low-power full-swing BiNMOS logic gate. International Journal of Electronics, vol. 84, no. 5, pp. 487-498, May 1998.
7. Margala, M., and Durdle, N. G., 1. 2V full-swing BiDPL logic gate. Microelectronics Journal, vol. 29, no. 7, pp. 491-498, July 1998.
8. Suzuki, M., Ohkubo, N., Shinbo, T., Yamanaka, T., Shimizu, A., Sasaki, K., and Nakagome, Y., A 1. 5-ns 32-b CMOS ALU in Double Pass-Transistor Logic. IEEE Journal of Solid-State Circuits, vol. 28, no. 11, pp. 1145-1151, November 1993.
9. Goto, G., Sato, T., Nakajima, M, and Sukeruma, T., A 54 x 54-b Regularly Structured Tree Multiplier. IEEE Journal of Solid-State Circuits, vol. 27, no. 12, pp. 1229-1236, December 1992.
10. Mori, J., Nagamatsu, M., Hirano, M., Tanaka, S., Noda, M., Toyoshima, Y., Hashimoto, K., Hayashida, H., and Maeguchi, K., A 10-ns 54 x 54-b Parallel Full Array Multiplier with 0. 5-?m CMOS Technology. IEEE Journal of Solid-State Circuits, vol. 26, no. 6, pp. 600-606, June 1991.