-
1
-
-
0024915503
-
A pipelined FFT processor for word-sequential data
-
Dec
-
G. Bi and E. Jones, “A pipelined FFT processor for word-sequential data,” IEEE Trans. Acoust., Speech, Signal Process., vol. 37, no. 12, pp. 1982–1985, Dec. 1989.
-
(1989)
IEEE Trans. Acoust., Speech, Signal Process.
, vol.37
, Issue.12
, pp. 1982-1985
-
-
Bi, G.1
Jones, E.2
-
2
-
-
36248940255
-
High-throughput VLSI architecture for FFT computation
-
Oct
-
C. Cheng and K. K. Parhi, “High-throughput VLSI architecture for FFT computation,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 863–867, Oct. 2007.
-
(2007)
IEEE Trans. Circuits Syst. II, Exp. Briefs
, vol.54
, Issue.10
, pp. 863-867
-
-
Cheng, C.1
Parhi, K.K.2
-
3
-
-
0021505222
-
A radix-4 delay commutator for fast Fourier transform processor implementation
-
Oct
-
E. E. Swartzlander, W. K. W. Young, and S. J. Joseph, “A radix-4 delay commutator for fast Fourier transform processor implementation,” IEEE J. Solid-State Circuits, vol. SC-19, no. 5, pp. 702–709, Oct. 1984.
-
(1984)
IEEE J. Solid-State Circuits
, vol.SC-19
, Issue.5
, pp. 702-709
-
-
Swartzlander, E.E.1
Young, W.K.W.2
Joseph, S.J.3
-
4
-
-
0029264398
-
A fast single-chip implementation of 8192 complex point FFT
-
Mar
-
E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, “A fast single-chip implementation of 8192 complex point FFT,” IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 300–305, Mar. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, Issue.3
, pp. 300-305
-
-
Bidet, E.1
Castelain, D.2
Joanblanq, C.3
Senn, P.4
-
5
-
-
85008008655
-
Sequential design of a 8192 complex point FFT in OFDM receiver
-
Seoul, Korea Aug
-
S. H. Park, D. H. Kim, D. S. Han, K. S. Lee, S. J. Park, and J. R. Choi, “Sequential design of a 8192 complex point FFT in OFDM receiver,” in Proc. IEEE Asia-Pacific Conf. Adv. Syst. Integr. Circuits, Seoul, Korea, Aug. 1999, pp. 262–265.
-
(1999)
Proc. IEEE Asia-Pacific Conf. Adv. Syst. Integr. Circuits
, pp. 262-265
-
-
Park, S.H.1
Kim, D.H.2
Han, D.S.3
Lee, K.S.4
Park, S.J.5
Choi, J.R.6
-
6
-
-
0032217939
-
Designing pipeline FFT processor for OFDM (de)modulation
-
Sep
-
S. He and M. Torkelson, “Designing pipeline FFT processor for OFDM (de)modulation,” in Proc. URSI Int. Symp. Signals, Syst., Electron., Sep. 1998, pp. 257–262.
-
(1998)
Proc. URSI Int. Symp. Signals, Syst., Electron.
, pp. 257-262
-
-
He, S.1
Torkelson, M.2
-
7
-
-
18144450336
-
A 2048 complex point FFT processor using a novel data scaling approach
-
Bangkok, Thailand May
-
T. Lenart and V. Owall, “A 2048 complex point FFT processor using a novel data scaling approach,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Bangkok, Thailand, May 2003, pp. 45–48.
-
(2003)
Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)
, pp. 45-48
-
-
Lenart, T.1
Owall, V.2
-
8
-
-
18844387096
-
A 2 k/8 k mode small-area FFT processor for OFDM demodulation of DVB-T receivers
-
Feb
-
C.-C. Wang, J.-M. Huang, and H.-C. Cheng, “A 2 k/8 k mode small-area FFT processor for OFDM demodulation of DVB-T receivers,” IEEE Trans. Consumer Electron., vol. 51, no. 1, pp. 28–32, Feb. 2005.
-
(2005)
IEEE Trans. Consumer Electron.
, vol.51
, Issue.1
, pp. 28-32
-
-
Wang, C.-C.1
Huang, J.-M.2
Cheng, H.-C.3
-
9
-
-
0031623618
-
A new VFSI-oriented FFT algorithm and implementation
-
Rochester, NY Sep
-
L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, “A new VFSI-oriented FFT algorithm and implementation,” in Proc. 11th Annu. IEEE Int. Conf. Adv. Syst. Integr. Circuits, Rochester, NY, Sep. 1998, pp. 337–341.
-
(1998)
Proc. 11th Annu. IEEE Int. Conf. Adv. Syst. Integr. Circuits
, pp. 337-341
-
-
Jia, L.1
Gao, Y.2
Isoaho, J.3
Tenhunen, H.4
-
10
-
-
0037334061
-
High-speed and low-power split-radix FFT
-
Mar
-
W.-C. Yeh and C.-W. Jen, “High-speed and low-power split-radix FFT,” IEEE Trans. Signal Process., vol. 51, no. 3, pp. 864–874, Mar. 2003.
-
(2003)
IEEE Trans. Signal Process.
, vol.51
, Issue.3
, pp. 864-874
-
-
Yeh, W.-C.1
Jen, C.-W.2
-
11
-
-
0034780714
-
Design of 2 k/4 k/8 k-point FFT processor based on CORDIC algorithm in OFDM receiver
-
Victoria, BC, Canada Aug
-
S. Y. Park, N. I. Cho, S. U. Lee, K. Kim, and J. Oh, “Design of 2 k/4 k/8 k-point FFT processor based on CORDIC algorithm in OFDM receiver,” in Proc. IEEE Pacific Rim Conf. Commun., Comput. Signal process., Victoria, BC, Canada, Aug. 2001, vol. 2, pp. 457–460.
-
(2001)
Proc. IEEE Pacific Rim Conf. Commun., Comput. Signal process.
, vol.2
, pp. 457-460
-
-
Park, S.Y.1
Cho, N.I.2
Lee, S.U.3
Kim, K.4
Oh, J.5
-
12
-
-
14544276434
-
Fast Fourier transform processor based on low-power and area-efficient algorithm
-
Fukuoka, Japan Aug
-
J.-Y. Oh and M.-S. Lim, “Fast Fourier transform processor based on low-power and area-efficient algorithm,” in Proc. IEEE Asia-Pacific Conf. Adv. Syst. Integr. Circuits, Fukuoka, Japan, Aug. 2004, pp. 198–201.
-
(2004)
Proc. IEEE Asia-Pacific Conf. Adv. Syst. Integr. Circuits
, pp. 198-201
-
-
Oh, J.-Y.1
Lim, M.-S.2
|