Formal assessment of reliability specifications in embedded cyber-physical systems

Journal of Applied Logic

Volumn 18, Issue , 2016, Pages 71-104

  Hazra, Aritra ^a   Dasgupta, Pallab ^b   Chakrabarti, Partha Pratim ^b  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

^b INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

AND OR graph search; Cyber physical systems; Fault tolerant design; Formal methods; Functional reliability; Temporal logic; Verification

Indexed keywords

BUDGET CONTROL; EMBEDDED SYSTEMS; FORMAL METHODS; FORMAL SPECIFICATION; PROBABILITY; RELIABILITY; RELIABILITY ANALYSIS; SAFETY ENGINEERING; SPECIFICATIONS; TEMPORAL LOGIC; VERIFICATION;

AND/OR GRAPH SEARCHES; CYBER PHYSICAL SYSTEMS (CPSS); FAULT TOLERANT DESIGN; NUMBER OF COMPONENTS; REDUNDANCY ALLOCATION; RESOURCE REQUIREMENTS; SAFETY-CRITICAL EMBEDDED SYSTEMS; SPATIAL AND TEMPORAL REDUNDANCIES;

REDUNDANCY;

EID: 84988430927     PISSN: 15708683     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jal.2016.09.001     Document Type: Article

References (34)

1. [1] Alur, R., Dill, D.L., A theory of timed automata. Theor. Comput. Sci. 126:2 (1994), 183–235.
2. [2] Alur, R., Itai, A., Kurshan, R.P., Yannakakis, M., Timing verification by successive approximation. Computer-Aided Verification, CAV, 1992, 137–150.
3. [3] Avizienis, A., Kelly, J.P.J., Fault tolerance by design diversity: concepts and experiments. IEEE Comput. 17:8 (1984), 67–80.
4. [4] Basu, P., Das, S., Banerjee, A., Dasgupta, P., Chakrabarti, P.P., Mohan, C.R., Fix, L., Armoni, R., Design-intent coverage – a new paradigm for formal property verification. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 25:10 (2006), 1922–1934.
5. [5] Biere, A., Cimatti, A., Clarke, E.M., Zhu, Y., Symbolic model checking without BDDs. Lect. Notes Comput. Sci. 1579 (1999), 193–207.
6. [6] Clarke, E.M., Grumberg, O., Peled, D.A., Model Checking. 2000, MIT Press.
7. [7] Clake, E.M., Biere, A., Raimi, R., Zhu, Y., Bounded model checking using satisfiability solving. Form. Methods Syst. Des. 19:1 (2001), 7–34.
8. [8] Dasgupta, P., A Roadmap for Formal Property Verification. 2006, Springer.
9. [9] Dixit, M.G., Formal methods for early time-budgeting in component based embedded control systems. Ph.D. thesis, 2012, Indian Institute of Technology, Kharagpur (India).
10. [10] Dixit, M.G., Dasgupta, P., Ramesh, S., Taming the component timing: a CBD methodology for real-time embedded systems. Design Automation and Test in Europe, DATE, 2010, 1649–1652.
11. [11] Dixit, M.G., Ramesh, S., Dasgupta, P., Time-budgeting: a component based development methodology for real-time embedded systems. Form. Asp. Comput. 26:3 (2014), 591–621.
12. [12] Geist, R., Raynolds, R., Westall, J., Selection of a checkpoint interval in a critical-task environment. IEEE Trans. Reliab. 37:4 (1988), 395–400.
13. [13] Hazra, A., Ghosh, P., Vadlamudi, S.G., Chakrabarti, P.P., Dasgupta, P., Formal methods for early analysis of functional reliability in component-based embedded applications. IEEE Embed. Syst. Lett. 5:1 (2013), 8–11.
14. [14] Hazra, A., Goyal, S., Dasgupta, P., Pal, A., Formal verification of architectural power intent. IEEE Trans. Very Large Scale Integr. Syst. 21:1 (2013), 78–91.
15. [15] Hazra, A., Mukherjee, R., Dasgupta, P., Pal, A., Harer, K.M., Banerjee, A., Mukherjee, S., POWER-TRUCTOR: an integrated tool flow for formal verification and coverage of architectural power intent. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 32:11 (2013), 1801–1813.
16. [16] Johnson, B., Design and Analysis of Fault Tolerant Digital Systems. 1989, Addison Wesley, MA.
17. [17] Kameyama, M., Higuchi, T., Design of dependent failure-tolerant microprocessor system using triple modular redundancy. IEEE Trans. Reliab. C-29:2 (1980), 202–206.
18. [18] Kim, B.K., Reliability analysis of real-time controllers with dual-modular temporal redundancy. Sixth International Conference on Real-Time Computing Systems and Applications, 1999, 364–371.
19. [19] Kim, J.K., Kim, B.K., Probabilistic schedulability analysis of harmonic multi-task systems with dual-modular temporal redundancy. Real-Time Syst. 26:2 (2004), 199–222.
20. [20] Kim, H., Shin, K.G., Design and analysis of an optimal instruction retry policy for TMR controller computers. IEEE Trans. Comput. 45:11 (1996), 1217–1225.
21. [21] Krishna, C.M., Singh, A.D., Reliability of checkpointed real-time systems using time redundancy. IEEE Trans. Reliab. 42:3 (1993), 427–435.
22. [22] Lam, W.K., Hardware Design Verification: Simulation and Formal Method-Based Approaches, Prentice Hall Mod. Semicond. Des. Ser., 2005.
23. [23] Leveson, N.G., Turner, C.S., An investigation of the Therac-25 accidents. IEEE Comput. 26:7 (1993), 18–41.
24. [24] Liming, C., Avizienis, A., N-version programming: a fault-tolerance approach to reliability. Proceedings of Fault-Tolerant Computing Symposium, 1978, 113–119.
25. [25] Lions, J.L., Ariane-5 failure report. www.ima.umn.edu/~arnold/disasters/ariane5rep.html, 1996.
26. [26] Lorczak, P.R., Caglayan, A.K., Eckhardt, D.E., A theoretical investigation of generalized voters for redundant systems. Proceedings of Fault-Tolerant Computing Symposium, 1989, 444–451.
27. [27] Maler, O., The unmet challenge of times systems. Lect. Notes Comput. Sci. 8415 (2014), 177–192.
28. [28] Martelli, A., Montanari, U., Additive AND/OR graphs. Proceedings of the 3rd International Joint Conference on Artificial Intelligence, IJCAI, 1973, 1–11.
29. [29] McMillan, K.L., Symbolic model checking – an approach to the state explosion problem. Ph.D. thesis, May 1992, Carnegie Mellon University.
30. [30] Nilsson, N.J., Principles of Artificial Intelligence. 1980, Morgan Kaufmann, San Francisco.
31. [31] Pentium FDIV bug, A bug in the Intel P5 Pentium Floating Point Unit (FPU). https://en.wikipedia.org/wiki/Pentium_FDIV_bug, 1994.
32. [32] Shin, K.G., Kim, H., A time redundancy approach to TMR failures using fault-state likelihoods. IEEE Trans. Comput. 43:10 (1994), 1151–1162.
33. [33] Siewiorek, D.P., Swarz, R., Reliable Computer Systems: Design and Evaluation. 1992, Digital Press, Burlington, MA.
34. [34] SystemVerilog LRM, SystemVerilog LRM 3.1a by Accellera, www.systemverilog.org, 2004.