메뉴 건너뛰기




Volumn , Issue 9781447128847, 2012, Pages 451-487

Real-time simulation of power electronic systems and devices

Author keywords

[No Author keywords available]

Indexed keywords

INTERFACE STATES; POWER ELECTRONICS;

EID: 84988301137     PISSN: 14309491     EISSN: 21931577     Source Type: Book Series    
DOI: 10.1007/978-1-4471-2885-4_15     Document Type: Chapter
Times cited : (12)

References (29)
  • 2
    • 70349599092 scopus 로고    scopus 로고
    • Programmable hardware systems using model-based design. IET Semin
    • Auger, D.: Programmable hardware systems using model-based design. IET Semin. Digests 2008(12429), 15 (2008)
    • (2008) Digests , vol.2008 , Issue.12429 , pp. 15
    • Auger, D.1
  • 4
    • 84937349848 scopus 로고
    • Digital computer solution of electromagnetic transients in single-and multiphase networks
    • Dommel, H.W.: Digital computer solution of electromagnetic transients in single-and multiphase networks. IEEE Trans. Power Appar. Syst. 88(4), 388–399 (1969)
    • (1969) IEEE Trans. Power Appar. Syst , vol.88 , Issue.4 , pp. 388-399
    • Dommel, H.W.1
  • 5
    • 0242664839 scopus 로고    scopus 로고
    • Accurate simulation of a 6-pulse inverter with real-time event compensation in ARTEMIS
    • Dufour, C., Bélanger, J., Abourida, S.: Accurate simulation of a 6-pulse inverter with real-time event compensation in ARTEMIS. Math. Comput. Simul. 63(3–5), 161–172 (2003)
    • (2003) Math. Comput. Simul , vol.63 , Issue.3-5 , pp. 161-172
    • Dufour, C.1    Bélanger, J.2    Abourida, S.3
  • 6
    • 44349139605 scopus 로고    scopus 로고
    • FPGA-based ultra-low latency HIL fault testing of a permanent magnet motor drive using RT-LAB-XSG
    • Dufour, C., Bélanger, J., Lapointe, V.: FPGA-based ultra-low latency HIL fault testing of a permanent magnet motor drive using RT-LAB-XSG. Simulation 84(2–3), 161–171 (2008)
    • (2008) Simulation , vol.84 , Issue.2-3 , pp. 161-171
    • Dufour, C.1    Bélanger, J.2    Lapointe, V.3
  • 8
    • 84877676280 scopus 로고    scopus 로고
    • Solvers for real-time simulation of bipolar thyristorbased HVDC and 180-cell HVDC modular multilevel converter for system interconnection and distributed energy integration
    • Dufour, C., Grégoire, L.A., Bélanger, J.: Solvers for real-time simulation of bipolar thyristorbased HVDC and 180-cell HVDC modular multilevel converter for system interconnection and distributed energy integration. In: Proc. of the CIGRÉ International Symposium, Recife, Brazil, pp. 1–10 (2011)
    • (2011) Proc. of the CIGRÉ International Symposium, Recife, Brazil , pp. 1-10
    • Dufour, C.1    Grégoire, L.A.2    Bélanger, J.3
  • 9
    • 79953194754 scopus 로고    scopus 로고
    • A combined state-space nodal method for the simulation of power system transients
    • Dufour, C., Mahseredjian, J., Bélanger, J.: A combined state-space nodal method for the simulation of power system transients. IEEE Trans. Power Deliv. 26(2), 928–935 (2011)
    • (2011) IEEE Trans. Power Deliv , vol.26 , Issue.2 , pp. 928-935
    • Dufour, C.1    Mahseredjian, J.2    Bélanger, J.3
  • 11
    • 0014986689 scopus 로고
    • The sparse tableau approach to network analysis and design
    • Hachtel, G., Brayton, R., Gustavson, F.: The sparse tableau approach to network analysis and design. IEEE Trans. Circuit Theory 18(1), 101–113 (1971)
    • (1971) IEEE Trans. Circuit Theory , vol.18 , Issue.1 , pp. 101-113
    • Hachtel, G.1    Brayton, R.2    Gustavson, F.3
  • 17
    • 0033733825 scopus 로고    scopus 로고
    • Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques
    • Luo, Z., Martonosi, M.: Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques. IEEE Trans. Comput. 49(3), 208–218 (2000)
    • (2000) IEEE Trans. Comput , vol.49 , Issue.3 , pp. 208-218
    • Luo, Z.1    Martonosi, M.2
  • 18
    • 85021109792 scopus 로고    scopus 로고
    • Small time-step (<2 μs) VSC model for the real time digital simulator
    • Maguire, T., Giesbrecht, J.: Small time-step (<2 μs) VSC model for the real time digital simulator. In: IPST, Lisbon, Portugal (2005)
    • (2005) IPST, Lisbon, Portugal
    • Maguire, T.1    Giesbrecht, J.2
  • 19
    • 0030735522 scopus 로고    scopus 로고
    • Creating an electromagnetic transients program in MATLAB: MatEMTP
    • Mahseredjian, J., Alvarado, F.: Creating an electromagnetic transients program in MATLAB: MatEMTP. IEEE Trans. Power Deliv. 12(1), 380–388 (1997)
    • (1997) IEEE Trans. Power Deliv , vol.12 , Issue.1 , pp. 380-388
    • Mahseredjian, J.1    Alvarado, F.2
  • 20
    • 0024668695 scopus 로고
    • Suppression of numerical oscillations in the EMTP power systems
    • Marti, J.R., Lin, J.: Suppression of numerical oscillations in the EMTP power systems. IEEE Trans. Power Syst. 4(2), 739–747 (1989)
    • (1989) IEEE Trans. Power Syst , vol.4 , Issue.2 , pp. 739-747
    • Marti, J.R.1    Lin, J.2
  • 21
    • 77950189696 scopus 로고    scopus 로고
    • FPGA implementation of the power electronic converter model for real-time simulation of electromagnetic transients
    • Matar, M., Iravani, R.: FPGA implementation of the power electronic converter model for real-time simulation of electromagnetic transients. IEEE Trans. Power Deliv. 25(2), 852–860 (2010)
    • (2010) IEEE Trans. Power Deliv , vol.25 , Issue.2 , pp. 852-860
    • Matar, M.1    Iravani, R.2
  • 26
    • 0028460725 scopus 로고
    • A method for fast time-domain simulation of networks with switches
    • Pejovic, P., Maksimovic, D.: A method for fast time-domain simulation of networks with switches. IEEE Trans. Power Electron. 9(4), 449–456 (1994)
    • (1994) IEEE Trans. Power Electron , vol.9 , Issue.4 , pp. 449-456
    • Pejovic, P.1    Maksimovic, D.2
  • 28
    • 0032687527 scopus 로고    scopus 로고
    • Rail vehicle control system integration testing using digital hardware-in-the-loop simulation
    • Terwiesch, P., Keller, T., Scheiben, E.: Rail vehicle control system integration testing using digital hardware-in-the-loop simulation. IEEE Trans. Control Syst. Technol. 7(3), 352–362 (1999)
    • (1999) IEEE Trans. Control Syst. Technol , vol.7 , Issue.3 , pp. 352-362
    • Terwiesch, P.1    Keller, T.2    Scheiben, E.3
  • 29
    • 33749527748 scopus 로고    scopus 로고
    • A 6.2-GFLOPS floating-point multiply-accumulator with conditional normalization
    • Vangal, S.R., Hoskote, Y.V., Borkar, N.Y., Alvandpour, A.: A 6.2-GFLOPS floating-point multiply-accumulator with conditional normalization. IEEE J. Solid-State Circuits 41(10), 2314–2323 (2006)
    • (2006) IEEE J. Solid-State Circuits , vol.41 , Issue.10 , pp. 2314-2323
    • Vangal, S.R.1    Hoskote, Y.V.2    Borkar, N.Y.3    Alvandpour, A.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.