A new table based modelling of 28nm fully depleted silicon-on insulator (FDSOI)

2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2016

Volumn , Issue , 2016, Pages

  Abdalla, Abdelgader M ^a   Rodriguez, Jonathan ^a  

^a UNIVERSITY OF AVEIRO   (Portugal)

Author keywords

dynamic programming; FDSOI; lookup table; multivariate Neville's algorithm

Indexed keywords

CAPACITANCE; DYNAMIC PROGRAMMING; INTEGRATED CIRCUIT MANUFACTURE; INTERPOLATION; RECONFIGURABLE HARDWARE; TABLE LOOKUP; TRANSIENT ANALYSIS;

CAPACITANCE-VOLTAGE CHARACTERISTICS; FDSOI; FULLY DEPLETED SILICON-ON-INSULATOR; LAGRANGE INTERPOLATIONS; LOOKUP TABLES (LUTS); MULTIVARIATE INTERPOLATION; NEVILLE'S ALGORITHM; TRANSISTOR CIRCUIT;

SILICON ON INSULATOR TECHNOLOGY;

EID: 84983799706     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SMACD.2016.7520746     Document Type: Conference Paper

References (9)

1. X. Li, F. Yang, D. Wu, Z. Zhou and X. Zeng, "MOS Table Models for Fast and Accurate Simulation of Analog and Mixed-Signal Circuits Using Efficient Oscillation-Diminishing Interpolations," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 9, pp. 1481-1494, Sept. 2015.
2. Y. Ko et al., "Artificial Neural Network Model of SOS-MOSFETs Based on Dynamic Large-Signal Measurements," in IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 3, pp. 491-501, March 2014.
3. M. A. Andersson; J. Stake, "An Accurate Empirical Model Based on Volterra Series for FET Power Detectors," in IEEE Transactions on Microwave Theory and Techniques, vol.PP, no.99, pp.1-11, March 2016.
4. M. Chen, W. Zhao, F. Liu and Y. Cao, "Fast Statistical Circuit Analysis with Finite-Point Based Transistor Model," Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07, Nice, 2007, pp. 1-6.
5. V. Bourenkov, K. G. McCarthy and A. Mathewson, "MOS table models for circuit simulation," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 3, pp. 352-362, March 2005.
6. A. Rofougaran and A. A. Abidi, "A table lookup FET model for accurate analog circuit simulation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 2, pp. 324-335, February 1993.
7. TOUHIDUR RAHMAN, "Physics Based Modeling of Multiple Gate Transistors on Silicon on-Insulator (SOI)", The University of Tennessee, Knoxville, TN, US, May 2009.
8. J. Jang, "Small-signal modeling of RF CMOS," Maters thesis, Dept. Elect. Eng., Stanford Univ., Stanford, CA, USA, 2004.
9. R. Goldman, An Integrated Introduction to Computer Graphics and Geometric Modeling, CRC Press, New York, 2009.