C-brain: A deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization

Proceedings - Design Automation Conference

Volumn 05-09-June-2016, Issue , 2016, Pages

  Song, Lili ^a   Wang, Ying ^a   Han, Yinhe ^a   Zhao, Xin ^a   Liu, Bosheng ^a   Li, Xiaowei ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER AIDED DESIGN; DESIGN; ENERGY CONSERVATION; ENERGY EFFICIENCY; HARDWARE; NEURAL NETWORKS; RECONFIGURABLE HARDWARE;

CONVOLUTIONAL NEURAL NETWORK; DATA LEVEL PARALLELIZATION; DATA-LEVEL PARALLELISM; FORWARD PROPAGATION; HARDWARE CONFIGURATIONS; HARDWARE SOLUTIONS; HARDWARE STRUCTURES; OPTIMAL PERFORMANCE;

ACCELERATION;

EID: 84977150476     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2897937.2897995     Document Type: Conference Paper

References (18)

1. Krizhevsky, A., et al., ImageNet Classification with Deep Convolutional Neural Networks. Advances in Neural Information Processing Systems, 2012
2. Hinton, G., et al., Deep Neural Networks for Acoustic Modeling in Speech Recognition. IEEE Signal Processing Magazine, 2012
3. Simonyan, K., et al., Very Deep Convolutional Networks for Large-Scale Image Recognition. Arxiv, 2014
4. LeCun, Y., et al., Deep learning. Nature, 2015
5. Coates, A., et al. Deep learning with COTS HPC systems. In Proc. of ICML, 2013
6. Peemen, M., et al. Memory-centric accelerator design for convolutional neural networks. In Computer Design (ICCD), 2013
7. Farabet, C., et al. Neuflow: A runtime reconfigurable dataflow processor for vision. In Proc. of CVPRW, 2011
8. Chen,T.,et al. Diannao:A small-footprint high-throughput accelerator for ubiquitous machine-learning. In Proc. of ASPLOS, 2014
9. Park, S., et al. 4.6 A1. 93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications. In Proc. of ISSCC, 2015
10. Szegedy, C., et al., Going deeper with convolutions. ArXiv, 2014
11. Sankaradas, M., et al. A massively parallel coprocessor for convolutional neural networks. In Proc. Of ASAP, 2009
12. Cadambi, S., et al. A programmable parallel accelerator for learning and classification. In Proc. of PACT, 2010
13. Chakradhar, S., et al. A dynamically configurable coprocessor for convolutional neural networks. In ACM SIGARCH Computer Architecture News, 2010
14. Zhang, C., et al. Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. In Proc. of FPGA, 2015
15. Du, Z., et al. ShiDianNao: shifting vision processing closer to the sensor. In Proc. of ISCA, 2015
16. Lin, M., et al., Network In Network. In Proc.of ICLR, 2014
17. Russakovsky, O., et al., Imagenet large scale visual recognition challenge. International Journal of Computer Vision, 2014
18. Jia, Y., et al. Caffe: Convolutional architecture for fast feature embedding. ArXiv, 2014