Transforming loops to recursion for multi-level memory hierarchies

Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

Volumn , Issue , 2000, Pages 169-181

  Yi, Q ^a   Adve, V ^a   Kennedy, K ^a  

^a RICE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; CODES (SYMBOLS); COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; ITERATIVE METHODS; MATHEMATICAL TRANSFORMATIONS; RECURSIVE FUNCTIONS;

LINEAR ALGEBRA CODE; LOOP NEST; MULTI-LEVEL MEMORY HIERARCHIES; RECURSIVE ALGORITHMS; SHARED-MEMORY SYSTEM; TRANSITIVE DEPENDENCE ANALYSIS;

PROGRAM COMPILERS;

EID: 0034447396     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/349299.349323     Document Type: Conference Paper

References (30)

1. Using integer sets for data-parallel program analysis and optimization
2. Space-limited procedures: A methodology for portable high-performance
3. Blocking linear algebra codes for memory hierarchies
4. Improving the ratio of memory operations to floating-point operations in loops
5. Compiler blockability of dense matrix factorizations
6. Hierarchical tiling for improved superscalar performance
7. Nonlinear array layouts for hierarchical memory systems
8. Tile size selection using cache organization
9. Applying recursion to serial and parallel QR factorization leads to better performance
10. Cache-oblivious algorithms
11. Strategies for cache and local memory management by global program transformation
12. Architecture-cognizant divide and conquer algorithms
13. Recursion leads to automatic variable blocking for dense linear-algebra algorithms
14. The omega library interface guide
15. Code generation for multiple mappings
16. Data-centric multi-level blocking
17. The cache performance and optimizations of blocked algorithms
18. Improving data locality with loop transformations
19. MHSIM: A configurable simulator for multi-level memory hierarchies
20. Improving memory hierarchy performance for irregular applications
21. Blumofe and Matteo Frigo and Christopher F. Joerg and Charles E. Leiserson and Keith H. Randall. An analysis of dag-consistent distributed shared-memory algorithms
22. Intel itanium processor microarchitecture overview
23. A study of instruction cache organizations and replacement policies
24. New tiling techniques to improve cache temporal locality
25. Program slicing
26. Iteration space slicing and its application to communication optimization
27. Iteration space slicing for locality
28. A data locality optimizing algorithm
29. More iteration space tiling