Digital VLSI implementation of a multi-precision neural network classifier

ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings

Volumn 2, Issue , 1999, Pages 560-565

  Bermak, Amine ^a   Martinez, Dominique ^b  

^a EDITH COWAN UNIVERSITY   (Australia)

^b LORTA CNRS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE; NEURONS; RECONFIGURABLE HARDWARE; VLSI CIRCUITS;

BUILDING BLOCKES; CMOS TECHNOLOGY; MULTI PRECISION; NEURAL NETWORK CLASSIFIER; SWITCH ELEMENT; VARIABLE PRECISION; VLSI IMPLEMENTATION;

NEURAL NETWORKS;

EID: 84964548223     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICONIP.1999.845655     Document Type: Conference Paper

References (17)

1. M. Dilhan, D. Martinez and N. Jaffrezic, "Chemical micro-sensors," L 'onde Electrique, Vol. 74, no. 2 pp. 28-35, 1994.
2. R. P. Gorman and T, J, Sejnowski, "Analysis of hidden units in a layered network trained to classify sonar targets," Neural Networks, Vol. 1, pp. 75-89, 1988.
3. M. Mfoard and J, P. Nadal, "Learning in feedforward neural networks: the tiling algorithm," J, Phys. A: Math. Gen, Vol. 22, pp. 2191-2203, 1989.
4. G, J. Mitchison and R. M. Durbin, "Bounds on the learning capacity of some multi-layer networks," Biol Cybern, 60, pp. 345-356, 1989.
5. D. Martinez and D. Estevc, "The Offset Algorithm: Building and Learning Method for Multilayer Neural Networks," Europhys. Lett, 18 (2), pp. 95-100, 1992.
6. M. B. Gordon, "A convergence theorem for incremental learning with real-valued inputs," Proceedings of International Conference on Neural Networks, pp. 381-386, Washington, 1996.
7. F. Castillo, J. Cabestany and J.M. Moreno, "The Dynamic Ring Architecture," Proceedings of 1CANN'92, Brighton, England, September 1992.
8. A. Bermak, "Sysneuro: A multiprecision neural systolic circuit for classification tasks," Ph.D thesis N3064, Paul Sabatier University, Toulouse, Franco, 1998.
9. J. Holt and J.N. Hwang, "Finite precision error analysis of neural network hardware implementations," IEEE trans. Computers, vol. 42, pp. 281-290, 1993.
10. S. W. Piche, "The Selection of Weight Accuracies for Madalines," IEEE trans, on Neural Networks, vol. 6, no. 2 pp. 432-455, 1995.
11. A. Bonnak, D. Martinez, J.L Noullet, "High-density 16/8/4-bit configurable multiplier," IEE Proc. Circuits Devices Syst, Vol.144, N.5, pp.272-276, Oct. 1997.
12. "MD 1220 Data Sheet," Micro Devices, 1990
13. B, Friebo, S. Neusser and B. Ilofflingcv, "SIOP: Application-Specific Neural Hardware," Proceedings of the 6th International Conference on Micivelectronics for Neural Networks and Fuzzy Systems, MicroNeuro 07, pp. 18-24, Dresden, Germany, 1997.
14. W. Eppler, T, Fischer, H. Gemmeke, T. Becker and G. Kock, "High Speed Neural Network Chip on PCI board," Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, MicroNeuro 97, pp. 18-24, Dresden, Germany, 1997
15. N. Mauduit, M. Duranton, J. Gobert, and .1. A. Sirat "Lneuro 1.0: A piece of Hardware LEGO for building neural network systems," IEEE transactions on Neural Networks, Vol.3, N.3, pp.414-422, May. 1992.
16. D. Ilammerstrom, "A VLSI architecture for high performance, low cost, on chip learning," Proceedings of the IJCNN'90, pp.537-544, San Diego, Ca., USA, 1990.
17. U. Ramacher, J. Beichter and N. Bruls "Architecture of a general-purpose neural signal processor," Proceedings of the International Joint Conference on Neural Networks, Volume I, pp.443-446, Juillet 1991.