High-density 16/8/4-bit configurable multiplier

IEE Proceedings: Circuits, Devices and Systems

Volumn 144, Issue 5, 1997, Pages 272-276

  Bermak, A ^a   Martinez, D ^a   Noullet, J L ^a  

^a LAAS CNRS   (France)

Author keywords

Configurable multiplier; Multiprecision computation; Serial parallel multiplier; Vlsi multiplier

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; TRANSISTORS; VLSI CIRCUITS;

SERIAL PARALLEL MULTIPLIERS;

MULTIPLYING CIRCUITS;

EID: 0031249433     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:19971478     Document Type: Article

References (19)

1. BOOTH, A.D.: 'A signed binary multiplication technique', Q.J. Mech. Appl. Math., May 1951, 4, Part 2. pp. 236-240
2. CHEN, T.C.: 'A binary multiplication scheme based on squaring', IEEE Trans., 1971, C-20, pp. 678-680
3. WALLACE, C.S.: 'A suggestion for a fast multiplier', IEEE Trans., 1964, EC-13, pp. 14-17
4. BRAUN, E.L.: 'Digital computer design' (Academic Press, New-York, 1963)
5. BAUGH, C.R., and WOOLEY, B.A.: 'A two's complement parallel array multiplication algorithm', IEEE Trans., 1973, C-22, (1-2) pp. 1045-1047
6. HOLT, J.L., and HWANG, J.N.: 'Finite precision error analysis of neural network hardware implementations', IEEE Trans., 1993, C-42, (3) pp. 281-290
7. AHMAD, M.O., and POORNALAH, D.V.: 'Design of an efficient VLSI inner-product processor for real time DSP applications', IEEE Trans., Feb. 1989, CAS-36, (2) pp. 324-329
8. OUSTERHOUT, J.: 'Magic tutorials' (Computer Science Division, University of California, 1990) http://www.research.digital.com:80/wrl/projects/majic
9. 'ELDO electrical circuit simulator, user manual, version 4.1x ANACAD' (July, 1992)
10. MAKING, H., SUZUKI, H., MORINAKA, H., NAKASE, Y., MASHIKO, K., and SUMI, T.: 'A 286 MHz 64-b floating point multiplier with enhanced CG operation', IEEE J. Solid-Stale Circuits, Apr. 1996, 31, (4), pp. 504-513
11. OHKUBO, N., SUZUKI, M., SHINBO, T., YAMANAKA, T., SHIMIZU, A., SASAKI, K., and NAKAGOME, Y.: 'A 4.4 ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer', IEEE J. Solid-State Circuits, Mar. 1995, 30, (3), pp. 251-257
12. MORI, J., NAGAMATSU, M., HIRANO, M., TANAKA, S., NODA, M., TOYOSHIMA, Y., HASHIMOTO, K., HAYASHIDA, H., and MAEGUCHI, K.: 'A 10-ns 54 × 54-b parallel structured full array multiplier with 0.5-μm CMOS technoloay', IEEE J. Solid-State Circuits. Apr. 1991, 30, (3), pp. 600-606
13. NAGAMATSU, M., TANAKA, S., MORI, J., HIRANO, K., NOGUCHI, T., and HATANAKA, K.: 'A 15-ns 32 × 32-b CMOS muliplier with an improved parallel structure', IEEE J. Solid-State Circuits, Apr. 1990, 25, (2), pp. 494-497
14. YANO, K., YAMANAKA, T., NISHIDA, T., SAITO, M., SHIMOHIGASHI, K., and SHIMIZU, A.: 'A 3.8-ns CMOS 16 × 16-b multiplier using complementary pass-transistor logic', IEEE J. Solid-State Circuits, Apr. 1990, 25, (2), pp. 388-395
15. SANTORO, M.R., and HOROWITZ, M.A.: 'SPIM: A Pipelined 64 × 64-bit iterative multiplier', IEEE J. Solid-State Circuits, Apr. 1989, 24, (2), pp. 487-493
16. SHARMA, R., LOPEZ, A.D., MICHEJDA, J.A., HILLENIUS, S.J., ANDREWS, J.M., and STUDWELL, A.J.: 'A 6.75-ns 16 × 16-bit multiplier m single-level-metal CMOS technology', IEEE J. 'Solid-State Circuits, Aug. 1989, 24, (4), pp. 922-927
17. OOWAKI, Y., NUMATA, K., TSUCHIYA, K., TSUDA, K., TAKATO, H., TAKENOUCHI, N., NITAYAMA, A., KOBAYASHI, T., CHIBA, M., WATANABE, S., OHUCHI, K., and HOJO, A.: 'A sub-10-ns 16 × 16 multiplier using 0.6-μm CMOS technology', IEEE J, Solid-State Circuits, Oct. 1987, SC-22, (5), pp. 762-767
18. HARATA, Y., NAKAMURA, Y., NAGASE, H., TAKIGAWA, M., and TAKAGI, N.: 'A high-speed multiplier using a redundant binary adder tree', IEEE J. Solid-State Circuits, Feb. 1987, SC-22, (1), pp. 28-34
19. HANAMURA, S., AOKI, M., MASUHARA, T., MINATO, O., SAKAI, Y., and HAYASHIDA, T.: 'Low temperature CMOS 8 × 8b multipliers with sub 10 ns speeds'. ISSCC Technical Digest, 1985, pp. 210-211