The Multiple Wordlength Paradigm

Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001

Volumn , Issue , 2001, Pages 51-60

  Constantinides, G A ^a   Cheung, P Y K ^a   Luk, W ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; COMPUTERS; OPTIMIZATION; RECONFIGURABLE ARCHITECTURES;

AREA REDUCTION; BLOCK DIAGRAMS; DSP APPLICATION; OPTIMIZATION ALGORITHMS; RECONFIGURABLE COMPUTING; ROUND-OFF ERRORS; SPEED INCREASE; STANDARD DESIGN;

PARALLEL PROCESSING SYSTEMS;

EID: 84963978817     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. M. Stephenson, J. Babb, and S. Amarasinghe, "Bitwidth analysis with application to silicon compilation," in Proc. SIGPLAN Programming Language Design and Implementation, Vancouver, British Columbia, June 2000.
2. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, "Multiple precision for resource minimization," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines. April 2000, IEEE Computer Society.
3. MathWorks, "Simulink," http://www.mathworks.com.
4. A. V. Oppenheim and C. J. Weinstein, "Effects of finite register length in digital filtering and the fast fourier transform," Proc. IEEE, vol. 60, no. 8, pp. 957-976, 1972.
5. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, "Roundoff-noise shaping in filter design," in Proc. IEEE International Symposium on Circuits and Systems, May - June 2000.
6. B. Liu, "Effect of finite wordlength on the accuracy of digital filters - a review," IEEE Trans. Circuit Theory, vol. CT-18, no. 6, pp. 670-677, 1971.
7. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, "Truncation noise in fixed-point SFGs," IEE Electronics Letters, vol. 35, no. 23, pp. 2012-2014, November 1999.
8. A. Benedetti and P. Perona, "Bit-width optimization for configurable DSP's by multi-interval analysis," in Proc. 34th Asilomar Conference on Signals, Systems and Computers, 2000.
9. J. Choi, H. Jun, and S. Hwang, "Efficient hardware optimizationalgorithm for fixed-point digital signal processing ASIC design," IEE Electronics Letters, vol. 32, no. 11, May 1996.
10. M. Willems, V. Bürsgens, H. Keding, T. Grötker, and M. Meyer, "System-level fixed-point design based on an interpolative approach," in Proc. 34th Design Automation Conference, June 1997, pp. 293-298.
11. S. Kim, K. Kum, and W. Sung, "Fixed-point optimization utility for C and C++ based digital signal processing programs," IEEE Trans. on Circuits and Systems II, vol. 45, no. 11, pp. 1455-1464, November 1998.
12. M. P. Leong, M. Y. Yeung, C. W. Fu, P. A. Heng, and P. H. W. Leong, "Automatic floating to fixed point translation and its application to post-rendering 3D warping," in Proc.IEEE Symposium on Field-Programmable Custom Computing Machines, 1999, pp. 240-248.
13. R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens, "A methodology and design environment for DSP ASIC fixed point refinement," in Proc. Design Automation and Test in Europe, München, 1999.
14. M. Ercegovac, D. Kirovski, and M. Potkonjak, "Low-power behavioural synthesis optimization using multiple precision arithmetic," in Proc. 37th Design Automation Conference, 1999.
15. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, "Optimal datapath allocation for multiple-wordlength systems," IEE Electronics Letters, vol. 36, no. 17, pp. 1508-1509, August 2000.
16. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, "Heuristic datapath allocation for multiple-wordlength systems," in Proc. Design Automation and Test In Europe, March 2001.
17. J. Babb, M. Rinard, A. Moritz, W. Lee, M. Frank, R. Barua, and S. Amarasinghe, "Parallelizing applications into silicon," in Proc. IEEE Sympsium on Field-Programmable Custom Computing Machines, April 1999.
18. G. DeMicheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, 1994.
19. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing Prentice-Hall, New Jersey, 1975.
20. W. B. Ligon, S. McMillan, G. Monnn, F. Stivers, and K. Underwood, "A re-evaluation of the practicality of floating-point operations on FPGAs," in Proc. IEEE Sympsium on FPGAs for Custom Computing Machines, 1998.
21. Altera Corporation, San Jose, AlteraDatabook, 1998.
22. S. D. Haynes, J. Stone, P. Y. K. Cheung, and W. Luk, "Video image processing with the Sonic architecture," IEEE Computer, vol. 33, no. 4, pp. 50-57, April 2000.
23. G. A. Constantinides, "Synthesis and optimization of arithmetic intensive circuits," MPhil. to PhD. Trans. Rep., Imperial College London, January 2000.
24. S. K. Mitra, Digital Signal Processing, McGraw-Hill, New York, 1998.
25. C. Lee, D. Kirovski, I. Hong, and M. Potkonjak, "DSP QUANT: Design, validation, and applications of DSP hard real-time benchmark," in Proc. IEEE International Conference on Acoustics Speech and Signal Processing 1997, vol. 1, pp. 671-682.
26. K. Parhi, VLSI Digital Signal Processing Systems, Wiley and sons, New York, 1999.
27. K.-I. Kum, J. Kang, and W. Sung, "AUTOSCALER for C: An optimizing floating-point to integer C program convertor for fixed-point digital signal processors," IEEE Trans. Circuits and Systems II, vol. 47, no. 9, pp. 840-848, September 2000.
28. J. Frigo, M. Gokhale, and D. Lavenier, "Evaluation of the streams-C C-to-FPGA compiler: An applications perspective," in Proc. ACM/SIGDA International Symposium on FPGAs, 2001.
29. B. L. Evans, "Raster image processing on the TMS320C7X VLIW DSP," http://www.ece.utexas.edu/~bevans/hp-dsp-seminar/07-C6xImage2/sld001.htm.
30. L. B. Jackson, "On the interaction of roundoff noise and dynamic range in digital filters," Bell Syst. Tech. J., vol. 49, pp. 159-184, February 1970.