The circuit object organisation library

Proceedings - 5th Australasian Computer Architecture Conference, ACAC 2000

Volumn , Issue , 2000, Pages 26-33

  Gunther, B K ^a  

^a UNIVERSITY OF SOUTH AUSTRALIA   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; C++ (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GRAPHICAL USER INTERFACES; HARDWARE; HIGH LEVEL LANGUAGES; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; USER INTERFACES;

APPLICATIONS PROGRAMMING INTERFACES; CIRCUIT DESCRIPTION; HARDWARE DESCRIPTIONS; OPERATOR OVERLOADING; PLACEMENT ALGORITHM; RE-CONFIGURABLE COMPUTING APPLICATIONS; SOFTWARE PROGRAMMING; STRUCTURAL DESCRIPTIONS;

OBJECT ORIENTED PROGRAMMING;

EID: 84962853283     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACAC.2000.824319     Document Type: Conference Paper

References (13)

1. P.J. Ashenden, The Designer's Guide to VHDL, Morgan Kaufmann Publishers, San Francisco, CA, USA, 1996.
2. P. Bellows and B. Hutchings, "JHDL - an HDL for reconfigurable systems," in Proc. IEEE Symposium on FPGAs for Custom Computing Machines 1998, pp. 175-184, April 1998.
3. M. Chu, N. Weaver, K. Sulimma, A. DeHon, and J. Wawrzynek, "Object oriented circuit-generators in Java," in Proc. IEEE Symposium on FPGAs for Custom Computing Machines 1998, pp. 158-166, April 1998.
4. S. Gehring and S. Ludwig, "The Trianus system and its application to custom computing," in Proc. 6th International Workshop on Field Programmable Logic and Applications, pp. 176-184, Sept. 1996.
5. K. Hughes and B.K. Gunther, "Viable run-time reconfiguration of hardware," in Proc. 3rd Australasian Computer Architecture Conference, pp. 67-74, Feb. 1998.
6. B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting, "A CAD suite for high-performance FPGA design," in Proc. IEEE Symposium on FPGAs for Custom Computing Machines 1999, pp. 12-24, April 1999.
7. C. Iseli and E. Sanchez, "A C++ compiler for FPGA custom execution units synthesis," in Proc. IEEE Symposium on FPGAs for Custom Computing Machines 1995, pp. 173-179, April 1995.
8. E. Lechner and S.A. Guccione, "The Java environment for reconfigurable computing," in Proc. 7th International Workshop on Field-Programmable Logic and Applications, pp. 284-293, Sept. 1997.
9. C.Y. Lee, "An algorithm for path connections and its applications," in IRE Transactions on Electronic Computers, vol. EC-10, Sept. 1961.
10. S.H. Ludwig, Hades - fast hardware synthesis tools and a reconfigurable coprocessor, PhD Dissertation, no. 12276, Swiss Federal Institute of Technology, Zurich, 1997.
11. S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Sun Microsystems, Mountain View, CA, USA, 1996.
12. J.E. Vuillemin, p. Bertin, D. Roncin, M. Shand, H.H. Touati, and P. Boucard, "Programmable active memories: reconfigurable systems come of age," IEEE Transactions of VLSI Systems, vol. 4, no. 1, pp. 56-69, March 1996.
13. Xilinx, Inc., XC6200 Field Programmable Gate Arrays. version 1.10, 1997