Power dissipation in optical clock distribution network for high performance ICs

Proceedings of the IEEE 2002 International Interconnect Technology Conference, IITC 2002

Volumn , Issue , 2002, Pages 151-153

  Kapur, P ^a   Saraswat, K C ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK DISTRIBUTION NETWORKS; CLOCKS; OPTICAL INTERCONNECTS;

BANDWIDTH REQUIREMENT; CLOCK DISTRIBUTION; CLOCK FREQUENCY; CONVENTIONAL METALS; FUTURE TECHNOLOGIES; HIGH OPTICAL POWER; OPTICAL CLOCK DISTRIBUTIONS; OPTICAL INTERCONNECT;

ELECTRIC LOSSES;

EID: 84961736660     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IITC.2002.1014916     Document Type: Conference Paper

References (7)

1. C. J. Anderson et. al., "Physical Design of a Fourth-Generation POWER GHz Microprocessor," International Solid State Circuits Conference, 2001, pp. 232-233, 451.
2. D. W. Bailey and B. J. Benschneider, "Clocking Design and Analysis for a 600-MHz Alpha Microprocessor," IEEE Journal of Solid State Circuits, Vol. 33, No. 11, November 1998, pp.1627-1633
3. A. V. Krishnamoorthy and D. A. B Miller, IEEE Journal of selected topics in quantum electronics, vol2, No.1, April 1996.
4. The International Technology Roadmap for Semiconductors (ITRS), 1999.
5. G. A. Keeler, N. C. Helman, P. Atanackovic, and D. A. B. Miller, Optics in Computing Conference, Taipei, Taiwan, April 8-11, 2002 (accepted)
6. B. A. Floyd and K. K. O, Proceedings of IITC, pp. 248, 1999
7. Desmond Rodney Lim Chin Siong, "Device Integration for Silicon Microphotonic Platforms," Ph.D. thesis, EECS, M.I.T., June 2000.