A case study of trace-driven simulation for analyzing interconnection networks: cc-NUMAs with ILP processors

Proceedings - 8th Euromicro Workshop on Parallel and Distributed Processing, EURO-PDP 2000

Volumn , Issue , 2000, Pages 174-180

  Puente, V ^a   Prellezo, J M ^a   Izu, C ^b   Gregorio, J A ^a   Beivide, R ^a  

^a UNIVERSITY OF CANTABRIA   (Spain)

^b UNIVERSITY OF ADELAIDE   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; DISTRIBUTED COMPUTER SYSTEMS; MEMORY ARCHITECTURE; PARALLEL PROCESSING SYSTEMS;

CACHE COHERENT PROTOCOLS; EXECUTION-DRIVEN SIMULATION; INSTRUCTION LEVEL PARALLEL; NON UNIFORM MEMORY ACCESS; PARALLEL APPLICATION; SIMULATED NETWORKS; SIMULATION METHODOLOGY; TRACE DRIVEN SIMULATION;

COMPUTER SIMULATION LANGUAGES;

EID: 84959894174     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMPDP.2000.823409     Document Type: Conference Paper

References (12)

1. M. S. Lam and R. P. Wilson, "Limits of Flow Control on Parallelism", Proc. 19th Annual International Symposium on Computer Architecture, May 1992.
2. S. Chodenekar et al. "Towards a Communication Characterization Methodology for Parallel Applications" Proc. 3rd High Performance Computer Architecture, Feb. 1997.
3. V. S. Pai, P. Ranganathan, S. Adve "Rsim: An execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors", IEEE TCCA Newsletter, Oct. 1997.
4. A.S. Vaidya, A. Sivasubramaniam, C.R. Das, "Performance benefits of virtual channels and adaptive routing: An application-driven study", in Proc. of International Conference on Supercomputing, July, 1997
5. H. Davis, S.R. Goldschmidt, J. Hennessy, "Multiprocessor Simulation and Tracing Using Tango", Proc. Intl. Conf. On Parallel Processing, 1991.
6. M. Durbhakula, V.S. Pai, S. Adve, "Improving the Acuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessor with ILP Processors", Proc. 5rd High Performance Computer Architecture, Jan. 1999.
7. rd Intl. Symp. On Computer Architecture, May 1996.
8. M. Rosemblum et al., "Using the SimOS Machine Simulator to Study Complex Computer Systems", ACM Transactions on Modeling and Computer Simulation, 1997.
9. J.M. Prellezo, V. Puente, J.A. Gregorio, R. Beivide, "SICOSYS: an interconnection network simulator for parallel computers" Technical Report available at http://www.atc.unican.es/REPORTS/TR-ATC2-UC98.pdf, June 1998.
10. V. Puente, J.A. Gregorio, C. Izu, R. Beivide and F. Vallejo, "Low-level Router Design and its Impact on Supercomputer Performance", Proc. of International Conference on Supercomputing, June 1999.
11. V. Puente, J.A. Gregorio, J. M. Prellezo, R. Beivide, J. Duato, C. Izu, "Adaptive Bubble Router: a Design to Balance Latency and Throughput in Networks for Parallel Computers", Proc. of International Conference on Parallel Processing, Sept. 1999..
12. S. C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta "The SPLASH-2 Programs: Characterization and Methodological Considerations". Proc. of the 22nd International Symposium on Computer Architecture, June 1995.