WCET analysis in shared resources real-time systems with TDMA buses

ACM International Conference Proceeding Series

Volumn 04-06-November-2015, Issue , 2015, Pages 183-192

  Rihani, Hamza ^a,b   Moy, Matthieu ^a,b   Maiza, Claire ^a,b   Altmeyer, Sebastian ^c  

^a UNIV GRENOBLE ALPES   (France)

^b VERIMAG   (France)

^c UNIVERSITY OF LUXEMBOURG   (Luxembourg)

Author keywords

[No Author keywords available]

Indexed keywords

BUSES; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; NETWORK ARCHITECTURE; SAFETY ENGINEERING; SECURITY SYSTEMS; SEMANTICS; TIME DIVISION MULTIPLE ACCESS; TIME DOMAIN ANALYSIS;

MULTI-CORE SYSTEMS; MULTICORE ARCHITECTURES; NON FUNCTIONAL PROPERTIES; PERFORMANCE BENEFITS; REAL-TIME DOMAINS; SAFETY CRITICAL SYSTEMS; SATISFIABILITY MODULO THEORIES; TIME DIVISION MULTIPLE ACCESSES (TDMA);

REAL TIME SYSTEMS;

EID: 84959460650     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2834848.2834871     Document Type: Conference Paper

References (18)

1. M. Alt, C. Ferdin, F. Martin, and R. Wilhelm. Cache behavior prediction by abstract interpretation. In Science of Computer Programming, pages 52-66. Springer, 1996.
2. C. Ballabriga, H. Cassé, C. Rochange, and P. Sainrat. OTAWA: An open toolbox for adaptive WCET analysis. In S. Min, R. Pettit, P. Puschner, and T. Ungerer, editors, Software Technologies for Embedded and Ubiquitous Systems, pages 35-46. Springer Berlin Heidelberg, 2010.
3. G. Behrmann, A. David, and K. G. Larsen. A tutorial on uppaal. In M. Bernardo and F. Corradini, editors, SFM-RT 2004, number 3185 in LNCS, pages 200-236. Springer-Verlag, September 2004.
4. A. Biere, J. Knoop, L. Kovács, and J. Zwirchmayr. The auspicious couple: Symbolic execution and WCET analysis. WCET, 30:53-63, 2013.
5. S. Chattopadhyay, A. Roychoudhury, and T. Mitra. Modeling shared cache and bus in multi-cores for timing analysis. In Proceedings of the 13th International Workshop on Software and Compilers for Embedded Systems, SCOPES '10, pages 6:1-6:10, New York, USA, 2010. ACM.
6. R. C. David. The SMT-LIBv2 Language and Tools: A Tutorial, March 2013.
7. L. De Moura and N. Bjørner. Z3: An efficient smt solver. In Proceedings of the Theory and Practice of Software, 14th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, TACAS'08/ETAPS'08, pages 337-340, Berlin, Heidelberg, 2008. Springer-Verlag.
8. A. Gustavsson, A. Ermedahl, B. Lisper, and P. Pettersson. Towards WCET Analysis of Multicore Architectures Using UPPAAL. In B. Lisper, editor, WCET 2010, Volume 15 of OpenAccess Series in Informatics (OASIcs), pages 101-112. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2010.
9. J. Henry, M. Asavoae, D. Monniaux, and C. Maïza. How to compute worst-case execution time by optimization modulo theory and a clever encoding of program semantics. In Proceedings of the 2014 SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES '14, pages 43-52, New York, NY, USA, 2014. ACM.
10. J. Henry, D. Monniaux, and M. Moy. Pagai: A path sensitive static analyser. Electron. Notes Theor. Comput. Sci., 289:15-25, Dec. 2012.
11. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Static analysis of multi-core tdma resource arbitration delays. Real-Time Syst., 50(2):185-229, Mar. 2014.
12. H. Li, I. Puaut, and E. Rohou. Traceability of flow information: Reconciling compiler optimizations and wcet estimation. In Proceedings of the 22nd International Conference on Real-Time Networks and Systems, page 97. ACM, 2014.
13. M. Lv, W. Yi, N. Guan, and G. Yu. Combining abstract interpretation with model checking for timing analysis of multicore software. In Proceedings of the 2010 31st IEEE Real-Time Systems Symposium, RTSS '10, pages 339-349, Washington, DC, USA, 2010. IEEE Computer Society.
14. P. Raymond. A general approach for expressing infeasibility in implicit path enumeration technique. In International Conference on Embedded Software (EMSOFT 2014), New Dehli, India, oct 2014.
15. P. Raymond, C. Maiza, C. Parent-Vigouroux, F. Carrier, and M. Asavoae. Timing analysis enhancement for synchronous program. Real-Time Systems, pages 1-29, 2015.
16. J. Reineke and R. Sen. Sound and efficient WCET analysis in the presence of timing anomalies. In WCET 2009, page 101, 2009.
17. J. Reineke, B. Wachter, S. Thesing, R. Wilhelm, I. Polian, J. Eisinger, and B. Becker. A definition and classification of timing anomalies. WCET, 4, 2006.
18. A. Schranzhofer, J.-J. Chen, and L. Thiele. Timing analysis for tdma arbitration in resource sharing systems. RTAS '10, pages 215-224, Washington, DC, USA, 2010. IEEE Computer Society.