A representation for bit section based analysis and optimization

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2304, Issue , 2002, Pages 62-77

  Gupta, Rajiv ^a   Mehofer, Eduard ^b   Zhang, Youtao ^a  

^a University of Arizona   (United States)

^b UNIVERSITY OF VIENNA   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

DATA COMPRESSION; EMBEDDED SYSTEMS; GENERAL PURPOSE COMPUTERS; PROGRAM COMPILERS;

COARSE GRAINS; DATA COMPRESSION TECHNIQUES; EMBEDDED SYSTEM APPLICATIONS; GENERAL PURPOSE PROCESSORS; MEDIA PROCESSORS; NETWORK PROCESSOR; PROGRAM REPRESENTATIONS; SECTION-BASED;

APPLICATION PROGRAMS;

EID: 84959053319     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45937-5_7     Document Type: Conference Paper

References (9)

1. T. M. Conte, P. K. Dubey, M. D. Jennings, R. B. Lee, A. Peleg, S. Rathnam, M. Schlansker, P. Song, and A. Wolfe, "Challenges of Combining General-Purpose and Multimedia Processors," IEEE Computer, Vol. 30, No. 12, pages 33-37, Dec. 1997.
2. J. Davidson and S. Jinturkar, "Memory access coalescing: a technique for eliminating redundant memory accesses," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 186-195, 1994.
3. J. Fridman, "Data Alignment for Sub-Word Parallelism in DSP," IEEE Workshop on Signal Processing Systems (SiPS), pages 251-260, 1999.
4. S. Larsen and S. Amarasinghe, "Exploiting Superword Level Parallelism with Multimedia Instruction Sets," ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI), pages 145-156, Vancouver B. C., Canada, June 2000.
5. X. Nie, L. Gazsi, F. Engel, and G. Fettweis, "A New Network Processor Architecture for High Speed Communications," IEEE Workshop on Signal Processing Systems (SiPS), pages 548-557, 1999.
6. A. Peleg and U. Weiser, "MMX Technology Extension to Intel Architecture," IEEE Computer, 16(4):42-50, August 1996.
7. M. Stephenson, J. Babb, and S. Amarasinghe, "Bitwidth Analysis with Application to Silicon Compilation," ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI), pages 108-120, Vancouver B. C., Canada, June 2000.
8. J. Wagner and R. Leupers, "C Compiler Design for an Industrial Network Processor," ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES), pages 155-164, June 2001.
9. Y. Zhang and R. Gupta, "Data Compression Transformations for Dynamically Allocated Data Structures," International Conference on Compiler Construction (CC), Grenoble, France, April 2002.