General purpose computer architecture based on fully programmable logic

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1478, Issue , 1998, Pages 323-334

  Oguri, Kiyoshi ^a   Imlig, Norbert ^a   Ito, Hideyuki ^a   Nagami, Kouichi ^a   Konishi, Ryusuke ^a   Shiozawa, Tsunemichi ^a  

^a NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENERAL PURPOSE COMPUTERS; HARDWARE; MEMORY ARCHITECTURE; MESSAGE PASSING; PLASTIC PARTS; RECONFIGURABLE HARDWARE; STORAGE ALLOCATION (COMPUTER);

CELLULAR AUTOMATA MODELING; COMMUNICATION PLATFORMS; DISTRIBUTED OBJECTS; DYNAMIC MEMORY ALLOCATION; FULLY PROGRAMMABLES; HIGH-PERFORMANCE HARDWARE; PLASTIC CELL ARCHITECTURES; PROGRAMMABLE DEVICES;

COMPUTER CIRCUITS;

EID: 84957363928     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0057634     Document Type: Conference Paper

References (14)

1. Y. Nakamura, K. Oguri and A. Nagoya: "Synthesis From Pure Behavioral Descriptions," High-Level VLSI Synthesis, Edited by R. Camposano and W. Wolf, Kluwer Academic Publishers, pp.205-229, June, 1991 http://www.keel.ntt.co.jp/car/parthe/
2. R. Hartenstein, J. Becker, M. Herz and U. Nageldinger: "Parallelization in CoCompilation for Configurable Accelerators," in Proc. of Asia and South Pacific Design Automation Conf. (ASP-DAC'98), pp. 23-33, February, 1998
3. K. Nagami, K. Oguri, T. Shiozawa, H. Ito and R. Konishi: "Plastic Cell Architecture: Towards Reconfigurable Computing for General-Purpose," in Preliminary Proc. of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'98), April, 1998
4. H. Ito, K. Oguri, K. Nagami, R. Konishi and T. Shiozawa: "Plastic Cell Architecture for General Purpose Reconfigurable Computing," to appear in Proc. of IEEE International Workshop on Rapid System Prototying (RSP'98), June, 1998
5. T. Shiozawa, K. Oguri, K. Nagami, H. Ito, R. Konishi and N. Imlig: " A Hardware Implementation of Constraint Satisfaction Problem Based on New Reconfigurable LSI Architecture," to appear in Proc. of International Workshop on Field Programmable Logic and Applications (FPL'98), August, 1998
6. H. Schmit: "Incremental Reconfiguration for Pipelined Applications," in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 47-55, April, 1997
7. W. Luk, N. Shirazi and P. Y.K. Cheung: "Compilation Tools for Run-Time Reconfigurable Designs," in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 56-65, April, 1997
8. J. Burns, A. Donlin, J. Hogg, S. Singh and M. Wit: "A Dynamic Reconfiguration Run-Time System," in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 66-75, April, 1997
9. R. A. Bittner, Jr and P. M. Athanas: "Computing Kernels Implemented with a Wormhole RTR CCM," in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 98-105, April, 1997
10. P. Nussbaum, P. Marchal and Ch. Piguet: "Functional Organisms Growing on Silicon," in Proc. of The First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), vol. 1259 of Lecture Notes in Computer Science, Springer Verlag, pp. 139-151, October, 1996
11. E. Lemoine and D. Merceron: "Run Time Reconfiguration of FPGAs for Scanning Geomic DataBases," in Proc. FCCM95, P. Athanas and K.L. Pocek (eds.), IEEE Computer Society Press, pp. 85-89, 1995
12. S. Y. Kung: "VLSI Array Processors," Prentice Hall, ISBN 0-13-942749-X, 1988
13. P. Denyer and D. Renshaw: "VLSI Signal Processing: A Bit-Serial Approach," Addison-Wesley Publishing Company, 1985
14. H. Eberle, S. Gehring, S. Ludwig, and N. Wirth: "Tools for Digital Circuit Design using FPGAs," Departement Informatik, Institut fuer Computersysteme, ETH Zurich, 1994 http://www.cs.inf.ethz.ch/cs/group/wirth/projects/cad_tools/