Making worst case execution time analysis for hard real-Time tasks on state of the art processors feasible

Proceedings - 6th International Conference on Real-Time Computing Systems and Applications, RTCSA 1999

Volumn , Issue , 1999, Pages 442-449

  Petters, S M ^a   Farber, G ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); DATA FLOW ANALYSIS; EMBEDDED SYSTEMS; FLOW GRAPHS; GRAPH THEORY; GRAPHIC METHODS; INTERACTIVE COMPUTER SYSTEMS; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS; PROGRAM PROCESSORS;

ACCELERATION TECHNIQUE; CONTROL FLOW GRAPHS; EMBEDDED HARD REAL-TIME SYSTEM; HARD REAL-TIME TASK; OBJECT CODE; ON STATE; WORST-CASE EXECUTION TIME; WORST-CASE EXECUTION TIME ANALYSIS;

REAL TIME SYSTEMS;

EID: 77950371900     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.1999.811296     Document Type: Conference Paper

References (16)

1. R. Chapman, A. Burns, and A. Wellings. Integrated program proof and worst-case timing of SPARC Ada In Proceedings of the ACM SIGPLAN Language, Compiler; and Tool Support for Real-Time Systems (LCTS) workshop, Orlando, Florida, June 1994. ACM Press
2. J. Engblohm, P. Altenbernd, and A. Ermedahl. Facilitating worstkcase execution time analysis for optimized code. In Proceedings of the 10th Euroniicro Workshop on Real-Time Systems, Berlin, Germany, June 1997
3. A. Ermedahl and J. Gustafsson. Deriving annotations for tight calculation of execution time. In Euro-Pur'97, 20th Workshop on Real-Time Systems and Constraints, Passau, Germany, August 1997
4. Christian Ferdinand and Reinhard Wilhelm. On predicting data cache behavior for real-Time systems. In Muller et al. [ 111, pages 16-30
5. Franz Fischer, Thomas Kolloch, Annette Muth, and Georg Farber. A configurable target architecture for rapid prototyping high performance control systems In Hamid R. Arabnia et al., editors, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA '9 7), volume 3, pages 1382-1390, Las Vegas, Nevada, USA, June 30-July 3 1997
6. Georg Farber, Franz Fischer, Thomas Kolloch, and Annette Muth. Improving processor utilization with a task classification model based application specific hard real-Time architecture. In Proceedings of the I997 International Workshop on Real-Time Computing Systems and Applications (RTCSA'97), Academia Sinica, Taipei, Taiwan, ROC, October 27-29 1997
7. ITU-T. ITU-T Recommendation Z. 100: CCITT Specification and Description Language (SDL), June 1994
8. C.-G. Lee, J. Hahn, Y.-M. Seo, S.L. Min, R. Ha, S. Hong, C.Y. Park, M. Lee, and C.S. Kim. Bounding cache-related preemption delay for real-Time systems In 18th IEEE Real-Time Systems Symposium, San Francisco USA, December 3-5 1997. IEEE, IEEE Computer Society Press
9. Y.-T.S. Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. In Proceedings of the 32nd ACMLEEE Design Automation Conference, pages 456-461. ACM, June 1995
10. Y. A. Liu and G. Gomez. Automatic accurate timebound analysis for high-level languages. In Muller et al. [11] , pages 31-40
11. Frank Muller, Azer Bestravros, et al., editors. Languages, Compilers and Tools for Embedded Systems, Lecture Notes in Computer Science, Montreal Canada, June 19-20 1998. ACM SIGPIAN, Springer-Verlag
12. C.Y. Park and A.P. Shaw. Experiments with a program timing tool based on source-level timing schema IEEE Transactions on Computers, 24(5):48-57, May 1991
13. Stefan Petters, Annette Muth, Thomas Kolloch, Thomas Hopfner, Franz Fischer, and Georg Farber The REAR framework for emulation and analysis of embedded hard real-Time systems. In Proceedings of the 10th IEEE International Workshop on Rapid Systems Prototyping (RSP'Y9), pages 100-107, Clearwater, Florida, USA, 16-18 June 1999. IEEE Computer Society Press
14. P. Puschner and A. v. Schedl. Computing maximum task execution times-A graph-based approach. Journal of Reultime Systems, pages 67-91, July 1995
15. F. Stappert and P. Altenbernd. Complete worst-case execution time analysis of straight-line hard real-Time programs. Technical Report 27/97, C-Lab, Furstenallee 11, Paderborn, Germany, December 1997
16. R. White, F. Mueller, C. Healy, D. Whalley, and M. G Harmon. Timing analysis of data caches and setassociative caches. In 3rd IEEE Real-Time Technology and Applications Symposium, Montreal Canada, June 9-1 1 1997. IEEE, IEEE Computer Society Press