A layout approach for electrical and physical design integration of high-performance analog circuits

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2000-January, Issue , 2000, Pages 291-298

  Dessouky, Mohamed ^a   Louërat, Marie Minerve ^a  

^a SORBONNE UNIVERSITÉ   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ANALOG CIRCUITS;

ANALOG LAYOUT; ELECTRICAL AND PHYSICAL DESIGN; LAYOUT GENERATIONS; OVERALL DESIGN; PARASITICS; PERFORMANCE SPECIFICATIONS; PHYSICAL REALIZATION;

DESIGN;

EID: 84950127067     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2000.838885     Document Type: Conference Paper

References (12)

1. B. R. Owen, R. Duncan, S. Jantzi, C. Ouslis, S. Rezania, and K. Martin. "BALLISTIC: An Analog Layout Language, ". In Proc. IEEE Custom Integrated Circuits Conf., 1995.
2. H. Y. Koh, C. H. Sequin, and P. R. Gray. "OPASYN: A Compiler for CMOS Operational Amplifiers, ". IEEE Trans. Computer-Aided Design, Feb. 1990, 9(2):113-125.
3. J. D. Conway and G. G. Schrooten. "An Automatic Layout Generator for Analog Circuits, ". In Proc. European Design Automation Conf., 1992, pp. 513-519.
4. J. M. Cohn, R. A. Rutenbar, and L. R. Carley. "KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing, ". IEEE J. of Solid-State Circuits, Mar. 1991, 26(3):330-342.
5. E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli. "Automation of ICL Layout with Analog Constraints, ". IEEE Trans. Computer-Aided Design, Aug. 1996, 15(8):923-942.
6. K. Lampaert, G. Gielen, and W. M. Sansen. "A Performance-Driven Placement Tool for Analog Integrated Circuits, ". IEEE J. of Solid-State Circuits, July 1995, 30(7):773-780.
7. H. Onodera, H. Kanbara, and K. Tamaru. "Operational-Amplifier Compilation with Performance Optimization, ". IEEE J. of Solid-State Circuits, Apr. 1990, 25(2):466-473.
8. M. Wolf and U. Kleine. "Reliability Driven Module Generation for Analog Layouts, ". In Proc. Int. Symposium on Circuits and Systems, June 1999, pp. 412-415.
9. J. Bastos, M. Steyart, B. Graindourze, and W. Sansen. "Matching of MOS Transistors with Different Layout Styles, ". In Proc. IEEE Int. Conf. on Mecroelectronic Test Structures, Mar. 1996, pp. 17-18.
10. E. Malavasi and D. Pandini. "Optimum CMOS Stack Generation with Analog Constraints, ". IEEE Trans. Computer-Aided Design, Jan. 1995, 14(1):107-122.
11. F. Pétrot. Outils d'aide au développement de Bibliothèques VLSI portables. PhD thesis, Université Pierre et Marie Curie, Laboratoire MASI, Paris, July 1994.
12. J. Porte. COMDIAC: Compilateur de Dispositifs Actifs. TELECOM Paris, Sept. 1997.