Functional extension of structural logic optimization techniques

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 467-472

  Espejo, J A ^a   Entrena, L ^a   San Millan E ^a   Olias, E ^a  

^a UNIVERSIDAD CARLOS III DE MADRID   (Spain)

Author keywords

Automatic test pattern generation; Boolean functions; Computer networks; Electronic mail; Iterative methods; Logic; Optimization methods; Sufficient conditions; Testing; Wire

Indexed keywords

AUTOMATIC TEST PATTERN GENERATION; BOOLEAN FUNCTIONS; COMPUTATION THEORY; COMPUTER AIDED DESIGN; COMPUTER NETWORKS; ELECTRONIC MAIL; ITERATIVE METHODS; LOGIC SYNTHESIS; TESTING; WIRE;

COMPUTATIONAL EFFORT; FUNCTIONAL EXPANSION; FUNCTIONAL EXTENSION; FUNCTIONAL TRANSFORMATION; LOGIC; LOGIC OPTIMIZATION; OPTIMIZATION METHOD; SUFFICIENT CONDITIONS;

STRUCTURAL OPTIMIZATION;

EID: 84949812587     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913352     Document Type: Conference Paper

References (10)

1. K.-T. Cheng, L. Entrena. "Sequential Logic Optimization by Redundancy Addition and Removal". Proc. ICCAD, p. 310-315. November, 1993
2. L. A. Entrena, K.-T. Cheng. "Combinational and Sequential Logic Optimization by Redundancy Addition and Removal". IEEE Transactions on CAD, vol.14, n. 7, p. 909-916. 1995.
3. S.-C. Chang, K.-T. Cheng, N.-S. Woo, M. Marek-Sadowska. "Post-layout logic restructuring using alternative wires". IEEE Transactions on CAD, vol. 16, n. 6, p. 587-596. June, 1997.
4. S. C. Chang, M. Marek-Sadowska, K.-T. Cheng. "Perturb and Simplify: Multilevel Boolean Network Optimizer". IEEE Transactions on CAD, vol. 15, no 12, p. 1494-1504. November 1996.
5. W. Kunz, P. Menon. "Multi-Level Logic Optimization by Implication Analysis". Proc. ICCAD-94, p.6-13. Nov.1994
6. W. Kunz, D. Stoffel. "Reasoning in Boolean Networks: logic synthesis and verification using testing techniques". Ed. Kluwer Academic Publishers, 1997
7. B. Rohfleisch, F. Brglez. "Introduction of permissible bridges with application to logic optimization after technology mapping". Proc. European Design & Test Conference (ED&TC), p. 87-93. February 1994.
8. B. Rohfleisch, B. Wurth, K. Antreich. "Logic Clause Analysis for Delay Optimization". Proc. 32nd DAC, p. 668-672. June 1995.
9. S. C. Chang, L. P. van Ginnekan, M. Marek-Sadowska. "Fast Boolean Optimization by Rewiring". Proc. ICCAD, p. 262-269. November, 1996.
10. "SIS: A System for Sequential Circuit Synthesis" Report M92/41, University of California, Berkeley, May. 1992.