Implementation of high throughput soft output Viterbi decoders

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn 2002-January, Issue , 2002, Pages 146-151

  Yeo, E ^a   Augsburger, S A ^a   Davis, Wm R ^a   Nikolic B ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

CMOS technology; Convolutional codes; Information rates; Iterative decoding; Magnetic recording; Registers; Throughput; Turbo codes; Very large scale integration; Viterbi algorithm

Indexed keywords

CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); CONVOLUTIONAL CODES; DECODING; ITERATIVE DECODING; ITERATIVE METHODS; MAGNETIC RECORDING; SIGNAL PROCESSING; THROUGHPUT; TURBO CODES; VLSI CIRCUITS;

ADD-COMPARE-SELECT; CMOS TECHNOLOGY; INFORMATION RATES; REGISTER EXCHANGES; REGISTERS; STRUCTURAL TRANSFORMATION; SURVIVOR MEMORY UNITS; VLSI IMPLEMENTATION;

VITERBI ALGORITHM;

EID: 84948966246     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2002.1049700     Document Type: Conference Paper

References (11)

1. J. Hagenauer and P. Hoecher, "A Viterbi algorithm with soft-decision outputs and its applications," Proc. IEEE GLOBECOM, pp. 47.11-47.17, Dallas, TX, Nov 1989.
2. E. Yeo, P. Pakzad, B. Nikolic, and V. Anantharam, "VLSI architectures for iterative decoders in magnetic recording channels," IEEE Trans. Magnetics, vol.37, no.2, pp.748-55, Mar. 2001.
3. G Fettweis, R. Karabed, P.H. Siegel, and H.K. Thapar, "Reduced-complexity Viterbi detector architectures for partial response signaling," Proc. IEEE GLOBECOM, pp.559-63, Singapore, Nov 1995.
4. I. Lee and J. L. Sonntag, "A new architecture for the fast Viterbi algorithm," Proc. IEEE GLOBECOM, pp.1664-8, San Francisco, CA, Nov. 2000.
5. O. J. Joeressen and H. Meyr, "A 40 Mb/s soft-output Viterbi decoder," IEEE Journ. Of Solid-States Circuits, vol.30, no.7, pp.812-18, Jul. 1995.
6. Yeung, and J. M. Rabaey, "A 210 Mb/s radix-4 bit-level pipelined Viterbi decoder," Proc. IEEE ISSCC, San Francisco, CA, USA, pp.88-9, 344, 440, Feb 1995.
7. D. Garrett and M. Stan, "Low power architecture of the soft-output Viterbi algorithm", Proc. IEEE ISLPED, Monterey, CA, pp.262-7, Aug. 1998.
8. P. Black and T. Meng, "A 1-Gb/s, four-state, sliding block Viterbi decoder," IEEE Journ. Of Solid States Circuits, vol.32, no.6, pp.797-805, Jun 1997.
9. W. R. Davis, N. Zhang, K. Camera, D. Markovic, T. Smilkstein, M. J. Ammer, E. Yeo, S. Augsburger, B. Nikolic, and R. W. Brodersen, "An Automated Design Flow for High-Throughput Low-Power Dedicated Signal Processing Systems," IEEE Journ. Of Solid-States Circuits, vol. 37, no. 3, pp.420-431, Mar 2002.
10. G. Feygin and P. Gulak, "Architectural tradeoffs for survivor sequence memory management in Viterbi decoders," IEEE Trans. on Comms, vol.41, (no.3), pp.425-9, Mar 1993.
11. O. Joeressen, M. Vaupel, and H. Meyr, "High-speed VLSI architectures for soft-output Viterbi decoding", Proc. IEEE ICASAP, Berkeley, CA, pp.373-84, Aug 1992.