-
1
-
-
0003733188
-
-
Kluwer Academic
-
F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware- Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic, June 1997.
-
(1997)
Hardware- Software Co-Design of Embedded Systems: The Polis Approach
-
-
Balarin, F.1
Chiodo, M.2
Giusto, P.3
Hsieh, H.4
Jurecska, A.5
Lavagno, L.6
Passerone, C.7
Sangiovanni-Vincentelli, A.8
Sentovich, E.9
Suzuki, K.10
Tabbara, B.11
-
3
-
-
0003272495
-
The foundations of Esterel
-
G. Plotkin, C. Stirling, and M. Tofte, editors, MIT Press
-
G. Berry. The foundations of Esterel. In G. Plotkin, C. Stirling, and M. Tofte, editors, Proof, Language, and Interaction: Essays in Honour of Robin Milner, pages 425–454. MIT Press, 2000.
-
(2000)
Proof, Language, and Interaction: Essays in Honour of Robin Milner
, pp. 425-454
-
-
Berry, G.1
-
4
-
-
0042055064
-
An implementation of constructive synchronous constructive programs in Polis
-
October
-
G. Berry and E. Sentovich. An implementation of constructive synchronous constructive programs in Polis. Formal Methods in Systems Design, 17(2):165–191, October 2000.
-
(2000)
Formal Methods in Systems Design
, vol.17
, Issue.2
, pp. 165-191
-
-
Berry, G.1
Sentovich, E.2
-
5
-
-
0013220805
-
Distributing automata for asynchronous networks of processors
-
Research Report Inria 2341
-
B. Caillaud, P. Caspi, A. Girault, and C. Jard. Distributing automata for asynchronous networks of processors. European Journal of Automation (RAIRO-APIIJESA), 31(3):503–524, 1997. Research Report Inria 2341.
-
(1997)
European Journal of Automation (RAIRO-APIIJESA)
, vol.31
, Issue.3
, pp. 503-524
-
-
Caillaud, B.1
Caspi, P.2
Girault, A.3
Jard, C.4
-
6
-
-
0032594215
-
Automatic distribution of reactive systems for asynchronous networks of processors
-
May/June
-
P. Caspi, A. Girault, and D. Pilaud. Automatic distribution of reactive systems for asynchronous networks of processors. IEEE Trans. on Software Engineering, 25(3):416–427, May/June 1999.
-
(1999)
IEEE Trans. On Software Engineering
, vol.25
, Issue.3
, pp. 416-427
-
-
Caspi, P.1
Girault, A.2
Pilaud, D.3
-
9
-
-
0024700069
-
A survey of synchronization methods for parallel computers
-
July
-
A. Dinning. A survey of synchronization methods for parallel computers. IEEE Computer, pages 66–76, July 1989.
-
(1989)
IEEE Computer
, pp. 66-76
-
-
Dinning, A.1
-
10
-
-
0346612372
-
Circuit generation and verification of Esterel programs
-
Iasi, Romania, July, Gh. Asachi” Publishing
-
A. Girault and G. Berry. Circuit generation and verification of Esterel programs. In IEEE International Symposium on Signals, Circuits, and Systems, SCS’99, pages 85–89, Iasi, Romania, July 1999. “Gh. Asachi” Publishing.
-
(1999)
IEEE International Symposium on Signals, Circuits, and Systems, SCS’99
, pp. 85-89
-
-
Girault, A.1
Berry, G.2
-
11
-
-
0033283421
-
Compilation techniques for parallel systems
-
R. Gupta, S. Pande, K. Psarris, and V. Sarkar. Compilation techniques for parallel systems. Parallel Computing, 25(13):1741–1783, 1999.
-
(1999)
Parallel Computing
, vol.25
, Issue.13
, pp. 1741-1783
-
-
Gupta, R.1
Pande, S.2
Psarris, K.3
Sarkar, V.4
-
12
-
-
0032690091
-
Lowering power consumption in clock by using globally asynchronous locally synchronous design style
-
New Orleans, USA, June
-
A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Oberg, P. Ellervee, and D. Lundqvist. Lowering power consumption in clock by using globally asynchronous locally synchronous design style. In 36th ACM/IEEE Design Automation Conference, DAC’99, pages 873–878, New Orleans, USA, June 1999.
-
(1999)
36Th ACM/IEEE Design Automation Conference, DAC’99
, pp. 873-878
-
-
Hemani, A.1
Meincke, T.2
Kumar, S.3
Postula, A.4
Olsson, T.5
Nilsson, P.6
Oberg, J.7
Ellervee, P.8
Lundqvist, D.9
-
13
-
-
77957961901
-
Practical design of globally asynchronous locally synchronous systems
-
Israel, April, IEEE
-
J. Muttersbach, T. Villiger, and W. Fichtner. Practical design of globally asynchronous locally synchronous systems. In Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, ASYNC’00, Eilat, Israel, April 2000. IEEE.
-
(2000)
Int. Symp. On Advanced Research in Asynchronous Circuits and Systems, ASYNC’00, Eilat
-
-
Muttersbach, J.1
Villiger, T.2
Fichtner, W.3
-
14
-
-
0029779085
-
Constructive analysis of cyclic circuits
-
Paris, France, March
-
T. Shiple, G. Berry, and H. Touati. Constructive analysis of cyclic circuits. In European Design and Test Conference, pages 328–333, Paris, France, March 1996.
-
(1996)
European Design and Test Conference
, pp. 328-333
-
-
Shiple, T.1
Berry, G.2
Touati, H.3
|