Exploiting symmetry in linear time temporal logic model checking: One step beyond

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1384, Issue , 1998, Pages 52-67

  Ajami, K ^a   Haddad, S ^b   Hie J M ^a  

^a UNIVERSITÉ PIERRE ET MARIE CURIE   (France)

^b UNIVERSITÉ PARIS DAUPHINE   (France)

Author keywords

B chi automata; LTL; Model checking; Symmetries; Temporal logic; Verification

Indexed keywords

COMPUTER CIRCUITS; TEMPORAL LOGIC; VERIFICATION;

GLOBAL STATE; LINEAR TIME TEMPORAL LOGIC; LOCAL SYMMETRY; STATE EXPLOSION PROBLEMS; SUBFORMULAS; SYMMETRIES; SYNCHRONIZED PRODUCT; TEMPORAL LOGIC FORMULA;

MODEL CHECKING;

EID: 84947934928     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0054164     Document Type: Conference Paper

References (21)

1. G. Chiola, C. Dutheillet, G. Franceschinis, S. Haddad, "On Well-formed Colored Nets and their Symbolic Reachability Graph", proc. Of 11 th International Conference on Application and Theory of Petri Nets, Paris-France, June 1990.
2. E. Clarke, T. Filkorne, S. Jha, "Exploiting Symmetry In Temporal Logic Model Checking", 5th Computer Aided Verification (CAV), June 1993.
3. E. Clarke, O. Grumberg, D. Long, "Verification Tools for Finit-State Concurrent Systems", "A Decade of Concurrency-Reflections and Perspectives", LNCS vol 803, 1994.
4. C. Courcoubetis, M. Vardi, P. Wolper, M. Yannakakis, "Memory Efficient Algorithms for the Verification of Temporal Properties", In proceedings of CAV'90, North Holland, DIMACS 30, 1990.
5. M. Dam. "Fixed points of Biichi automata", In R. Shymanasundar, editor, Foundations of Software Technology and theoretical Computer Science, volume 652 of LNCS, pages 39-50, Springer-Verlag, 1992.
6. E.A. Emerson, A. Prasad Sistla, "Symmetry and Model Checking", In Formal Methods and System Design 9, pp 105-131, 1996.
7. E.A. Emerson, A. Prasad Sistla, "Symmetry and Model Checking", 5th conference on Computer Aided Verification (CAV), June 1993.
8. E.A. Emerson, A. Parsad Sistla, "Utilizing Symmetry when Model Checking under Fairness Assumptions: An Automata-theoric Approach", 7th CAV, LNCS 939, pp. 309-324, Liege, Belgium, July 1995.
9. E.A. Emerson, "Temporal and Modal Logic", HandBook of Theoretical Computer Science, Volume B, J. van Leeuwen (eds), 1990.
10. E.A. Emerson and Chin-Laung Lei, "Modalities for Model Checking: Branching Time Stricks Back", In Proc of 12h Annual Symposium on Principles of Programming Languages, New-Orleans, Louisiana, January 1985.
11. R. Gerth, D. Peled, M. Vardi, P. Wolper, "Simple On-the-fly Automatic Verification of linear Temporal Logic", Protocol Specification Testing and Verification, 1995, Warsaw, Poland.
12. S. Haddad, JM. Ili6, B. Zouari, M. Taghelit, "Symbolic Reachability Graph and Partial Symmetries", In Proc. of the 16th ICATPN, Torino, Italy, June 1995.
13. J-M. Ili6, K. Ajami, "Model Checking through the Symbolic Reachability Graph", in Proc Of TapSoft'97 - CAAP, pp 213-224, Lille, France, Springer-Verlag, LNCS 1214, Avril 1997.
14. K. Jensen, G. Rozenberg (eds), "High Level Petri Nets, Theory and Application", Springer-Verlag, 1991.
15. Z. Manna, A. Pnueli. "The Temporal Logic of Reactive and Concurrent Systems: Specification", Springer-Verlag, 1992.
16. F. Michel, P. Az6ma, F. Vernadat. "Permutable Agents and Process Algebra", In Proc. Of TACAS'96, Passau, Germany, 1996, Springer-Verlag, LNCS 1055.
17. C. Norris. IP and D. Dill, "Better Verification Through Symmetry", In Formal Methods in System Design, Vol 9, August 96, pp 41-76.
18. D. Park, "Concurrency and Automata on Infinite Sequences", LNCS vol 114, 1984.
19. K. Schmidt, "Symmetry Calculation", Workshop CSP Warschau 1995.
20. M.Y. Vardi, "Alternating Automata and Program Verification", Computer Science Today: Recent Trends and Developments.LNCS, Vol. 1000, Springer-Verlag 1995.
21. M. Y. Vardi, "An Automata-theoretic approach to linear temporal logic (banff'94), LNCS, 1043, 1996.