Improving cache performance of network intensive workloads

Proceedings of the International Conference on Parallel Processing

Volumn 2001-January, Issue , 2001, Pages 87-94

  Vallamsetty, U ^a   Mohapatra, P ^a   Iyer, R ^b   Kant, K ^b  

^a Michigan State University   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Computer architecture; Computer science; Hardware; Internet; Laboratories; Network servers; Performance analysis; Pollution; Service oriented architecture; Web services

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SCIENCE; INFORMATION SERVICES; INTERNET; LABORATORIES; NETWORK ARCHITECTURE; POLLUTION; SERVICE ORIENTED ARCHITECTURE (SOA); STARS; WEBSITES;

ALTERNATIVE BLOCKS; COMMERCIAL WORKLOAD; LEAST RECENTLY USED; NETWORK SERVER; ONLINE TRANSACTION PROCESSING; PERFORMANCE ANALYSIS; REPLACEMENT SCHEME; SPACE UTILIZATION;

WEB SERVICES;

EID: 3543146513     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2001.952050     Document Type: Conference Paper

References (15)

1. "An explanation of the SPECweb96 benchmark," available online on the SPEC website at http://www.specbench.org/osg/web96/webpaper.html
2. A. Agarwal, J. Hennessey, M. Horowitz, "Column-associative caches : a technique for reducing the miss-rate of direct-mapped caches," International Symposium on Computer Architecture, 1993, pp. 179-190.
3. L. Barroso, K. Gharachorloo and E. Bugnion, "Memory System Characterization of Commercial Workloads", International Symposium on Computer Architecture, pp. 3-14, June 1998.
4. J. Hennessey and D. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 1996.
5. R. Iyer, "Exploring the Cache Design Space for Web Servers", International Parallel and Distributed Processing Symposium, Apr. 2001.
6. R. Iyer, G. Janakiraman, R. Kumar and L. Bhuyan, "A Trace-driven Analysis of Sharing Behavior in TPC-C", CAECW-2, 1999.
7. L. John, T. Li and A. Subramanian, "Annex Cache: A Cache Assist to Implement Selective Caching," Journal of Microprocessors and Microsystems, Vol.23, Issue 8-9, pages 537-551, Elsevier Science, Dec.1999.
8. N.P.Jouppi, "Improving direct-mapped cache permormance by the addition of a small fully associative cache and buffers," Proceedings of the 17th International Symposium on Computer Architecture. 1990 pp 364-373.
9. K. Kant, R. Iyer, and P. Mohapatra, "Architectural Impact of Secure Socket Layer on Internet Servers," International Conference on Computer Design (ICCD 2000), Sept 2000.
10. K. Kant and Y. Won, "Server Capacity Planning for Web Traffic Workload," IEEE trans. on knowledge and data engineering, Oct 1999, pp 731-747.
11. D. Lee, J. Choi, S. H. Noh, S. Lyul Min, Y. Cho and C. Sang Kim, "On the Existence of a Spectrum of Policies that Subsumes the LRU and LFU Policies," Proceedings of the 1999 ACM SIGMETRICS Conference, pp. 134-143, Atlanta, GA, May 1-4, 1999.
12. P. Mohapatra, H. Thanthry and K. Kant, "Characterization of Bus Transactions for SPECweb96 Benchmark," 2nd Workshop on Workload Characterization (WWC), Oct 1999.
13. "SPECweb99 Design Document," available online on the SPEC website at http://www.specbench.org/osg/web99/docs/whitepaper.html
14. Transaction Processing Performance Council, TPC BENCHMARK - C Standard Specification, Revision 3.5, http://www.tpc.org/benchmark-specifications/TPC-C/tpc-c35.pdf. Accessed: Aug. 10, 2000.
15. Dinero Cache Simulator, http://www.cs.wisc.edu/larus/warts.html.