A methodology for the formal analysis of asynchronous micropipelines

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1954, Issue , 2000, Pages 246-262

  Cerone, Antonio ^a   Milne, George J ^b  

^a UNIVERSITY OF QUEENSLAND   (Australia)

^b UNIVERSITY OF SOUTH AUSTRALIA   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRA; COMPUTER AIDED DESIGN; REDUCED INSTRUCTION SET COMPUTING;

CONCURRENT SYSTEMS; DEGREE OF PARALLELISM; HANDSHAKING PROTOCOL; LOGICAL PROPERTIES; PERFORMANCE PROPERTIES; PROCESS ALGEBRAS; QUANTITATIVE EVALUATION; VERIFICATION FRAMEWORK;

FORMAL METHODS;

EID: 84947262756     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Conference Paper

References (19)

1. F. Bacelli et al. Synchronisation and Linearity - Algebra for Discrete Event Sys-tems, Wiley, 1992.
2. A. Bailey, G. A. McCaskill and G. J. Milne. An Exercise in the Automatic Verification of Asynchronous Designs. Formal Methods in System Design, Vol. 4, No. 3, pp. 213-242, 1994.
3. T. Bolognesi, and E. Brinksma. Introduction to the ISO specification language LOTOS. Computer Networks and ISDN Systems, Vol. 14, No. 1, pp. 25-59, 1987.
4. A. Cerone, D. A. Kearney and G. J. Milne. Integrating the Verification of Timing, Performance and Correctness Properties of Concurrent Systems. In Proc. of the Int. Conference on Application of Concurrency to System Design, Aizu-Wakamatsu City, Japan, pp. 109-119, IEEE Comp. Soc. Press, 1998.
5. A. Cerone and G. J. Milne. Modelling a Subclass of CMOS Circuits using a Process Algebra. In Proc. 6th Annual Australasian Conference on Parallel and Real-Time Systems (PART'99), Melbourne, Australia, pp. 386-397, Springer-Verlag, Berlin, 1999.
6. T. A. Chu, C. K. C. Leung and T. S. Wanuga. A Design Methodology for Concur-rent VLSI Systems. In Proc. of ICDD, pp. 407-410, 1985.
7. R. de Nicola and M. C. B. Hennessy. Testing Equivalence for Processes. Theoretical Computer Science, Vol. 34, No. 1/2, pp. 83-134, 1984.
8. S. Donatelli, J. Hillston and M. Ribaudo. Comparison of Performance Evaluation Process Algebra and Generalized Stochastic Petri Nets. In Proc. of the 6th Int. Work. on Petri Nets and Performance Models, IEEE Comp. Soc. Press, 1995.
9. S. B.. Furber and P. Day. Four-Phase Micropipeline Latch Control Circuit. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 4, No. 2, pp. 247-253, 1996.
10. S. B. Furber and J. Lin. Dynamic Logic in Four-Phase Micropipelines. In Proc. of the 2nd Int. Symp. on Adv. Research in Asynchronous Circuits and Systems, IEEE Comp. Soc. Press, 1996.
11. M. J. C. Gordon and T. F. Melham. Introduction to HOL, Cambridge University Press, 1993.
12. C. A. R. Hoare. Communication Sequential Processes, International Series in Com-puter Science, Prentice Hall, 1985.
13. G. J. Milne. Formal Specification and Verification of Digital Systems, McGraw-Hill, 1994.
14. R. Milner. Communication and Concurrency, International Series in Computer Science, Prentice Hall, 1989.
15. F. Moller. The Semantics of Circal, Technical Report HDV-3-89, University of Strathclyde, Department of Computer Science, Glasgow, UK, 1989.
16. A. W. Roscoe. The Theory and Practice of Concurrency, International Series in Computer Science, Prentice Hall, 1998.
17. I. E. Sutherland. Micropipelines. Com. of ACM, Vol. 32, No. 6, pp. 720-738, 1989.
18. web page. Formal Verification of Asynchronous Micropipelines. http://www. it. uq. edu. au/~antonio/research/hardware/micropipeline. html.
19. T. Williams. Analyzing and Improving the latency and throughput performance on self-timed pipelines and rings. In Proc. of the IEEE Int. Symp. on Circuit and Systems, New York, IEEE Comp. Soc. Press, 1992.