-
1
-
-
84969346412
-
Incremental evaluation of natural semantics specifications
-
Springer
-
I. Attali, J. Chazarain and S. Gilette, “Incremental evaluation of natural semantics specifications”, Proc. 4th Int. Symp. on Programming Language Implementation and Logic Programming, LNCS 631, Springer, 1992.
-
(1992)
Proc. 4Th Int. Symp. On Programming Language Implementation and Logic Programming, LNCS 631
-
-
Attali, I.1
Chazarain, J.2
Gilette, S.3
-
4
-
-
33646869585
-
Implementation issues about the embedding of existing high level synthesis algorithms inHOL
-
Springer
-
D. Eisenbiegler, C. Blumenroehr and R. Kumar, “Implementation issues about the embedding of existing high level synthesis algorithms inHOL”, Theorem Proving in Higher Order Logics, LNCS 1125, Springer, 1996.
-
(1996)
Theorem Proving in Higher Order Logics, LNCS 1125
-
-
Eisenbiegler, D.1
Blumenroehr, C.2
Kumar, R.3
-
6
-
-
33646893380
-
Deriving two-phase modules for a multi-target hardware compiler
-
Springer ElectronicWorkshop in Computing
-
J. He, G. Brown, W. Luk and J. W. O’Leary, “Deriving two-phase modules for a multi-target hardware compiler”, Designing Correct Circuits, Springer ElectronicWorkshop in Computing, 1996.
-
(1996)
Designing Correct Circuits
-
-
He, J.1
Brown, G.2
Luk, W.3
O’Leary, J.W.4
-
7
-
-
84884603926
-
Towards a provably correct hardware implementation of occam
-
Springer
-
J. He, I. Page and J.P. Bowen, “Towards a provably correct hardware implementation of occam”, Correct Hardware Design and Verification Methods, LNCS 683, Springer, 1993.
-
(1993)
Correct Hardware Design and Verification Methods, LNCS 683
-
-
He, J.1
Page, I.2
Bowen, J.P.3
-
8
-
-
21344478469
-
Normal form approach to compiler design
-
C.A.R. Hoare, J. He and A. Sampaio, “Normal form approach to compiler design”, Acta Informatica, Vol. 30, pp. 701-739, 1993.
-
(1993)
Acta Informatica
, vol.30
, pp. 701-739
-
-
Hoare, C.1
He, J.2
Sampaio, A.3
-
9
-
-
33646855687
-
Timeless truths about sequential circuits
-
S.K. Tewksbury et. al. (eds.), Plenum Press
-
G. Jones and M. Sheeran, “Timeless truths about sequential circuits”, Concurrent Computations: Algorithms, Architectures and Technology, S.K. Tewksbury et. al. (eds.), Plenum Press, 1988.
-
(1988)
Concurrent Computations: Algorithms, Architectures and Technology
-
-
Jones, G.1
Sheeran, M.2
-
15
-
-
33646868475
-
A methodology for completely automated verification of synthesized RTL designs and its integration with a high-level synthesis tool
-
Springer
-
N. Mansouri and R. Vemuri, “A methodology for completely automated verification of synthesized RTL designs and its integration with a high-level synthesis tool”, Formal Methods in Computer-Aided Design, LNCS 1522, Springer, 1998.
-
(1998)
Formal Methods in Computer-Aided Design, LNCS 1522
-
-
Mansouri, N.1
Vemuri, R.2
-
18
-
-
70350787997
-
Checking safety properties using induction and a SAT-solver
-
Springer
-
M. Sheeran, S. Singh and G. Stalmarck, “Checking safety properties using induction and a SAT-solver”, Proc. Int. Conf. on Formal Methods in CAD, LNCS 1954, Springer, 2000.
-
(2000)
Proc. Int. Conf. On Formal Methods in CAD, LNCS 1954
-
-
Sheeran, M.1
Singh, S.2
Stalmarck, G.3
-
19
-
-
0035248229
-
Pipeline vectorization
-
M. Weinhardt and W. Luk, “Pipeline vectorization”, IEEE Trans. CAD, Vol. 20, No. 2, 2001, pp. 234-248.
-
(2001)
IEEE Trans. CAD
, vol.20
, Issue.2
, pp. 234-248
-
-
Weinhardt, M.1
Luk, W.2
|