Implementation issues about the embedding of existing high level synthesis algorithms in HOL

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1125, Issue , 1996, Pages 157-

  Eisenbiegler, Dirk ^a   Blumenröhr, Christian ^a   Kumar, Ramayya ^b  

^a UNIVERSITY OF KARLSRUHE   (Germany)

^b KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDINGS; FORMAL LOGIC; HIGH LEVEL SYNTHESIS;

HOL SYSTEM; ITS DATA; NP-COMPLETENESS; POSTSYNTHESIS; SYNTHESIS PROCESS; UNDECIDABILITY; VERIFICATION TECHNIQUES;

THEOREM PROVING;

EID: 33646869585     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0105403     Document Type: Conference Paper

References (13)

1. AHL. Lambda Reference Manual, 1989.
2. R. Camposano. Path-based scheduling for synthesis. IEEE Transactions on Computer Aided Design, 10(l):85-93, January 1991.
3. R. Camposano and W. Wolf. High-Level VLSI Synthesis. Kluwer, Boston, 1991.
4. D. Eisenbiegler and R. Kumar. An automata theory dedicated towards formal circuit synthesis. In Higher Order Logic Theorem Proving and Its Applications, Aspen Grove, Utah, USA, September 1995. Springer.
5. D. Gajski, N. Dutt, A. Wu, and S. Lin. High-Level Synthesis, Introduction to Chip and System Design. Kluwer Academic Publishers, 1994.
6. A. Gupta. Formal hardware verification. Formal Methods in System Design, l(2/3):151-238, 1992.
7. F.K. Hanna, M. Longley, and N. Daeche. Formal synthesis of digital systems. In IMEC-IFIP Workshop on Applied Formal Methods for Correct VLSI Design, pages 532-548, Leuven,Belgium, 1989. Elsevier Science Publishers B.V.
8. R. Jain, A. Mujumdar, A. Sharma, and H. Wang. Empirical evaluation of some high-level synthesis scheduling heuristics. In DAC '91, pages 210-215, 1991.
9. S. Johnson. Synthesis of Digital Designs from Recursion Equations. MIT Press, 1984.
10. G. Jones and M. Sheeran. Circuit design in Ruby. In J. Staunstrup, editor, Formal Methods for VLSI Design, pages 13-70. North-Holland, 1990.
11. M. Larsson. An engineering approach to formal system design. In Thomas F. Melham and Juanito Camilleri, editors, Higher Order Logic Theorem Proving and Its Applications, pages 300-315, Valetta, Malta, September 1994. Springer.
12. T. Melham. Higher Order Logic and Hardware Verification. Cambridge University Press, 1993.
13. Pierre G. Paulin and John P. Knight. Force-directed scheduling for the behavioral synthesis of asic's. IEEE Transactions on Computer Aided Design, 8(6):661-679, June 1989.