메뉴 건너뛰기




Volumn 2299, Issue , 2002, Pages 149-164

Design tradeoffs for embedded network processors

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCE; COMPUTER ARCHITECTURE; DATA HANDLING; DYNAMIC RANDOM ACCESS STORAGE; NETWORK ARCHITECTURE; STATIC RANDOM ACCESS STORAGE; SYSTEM-ON-CHIP; UBIQUITOUS COMPUTING;

EID: 84947204253     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45997-9_12     Document Type: Conference Paper
Times cited : (18)

References (8)
  • 2
    • 0001978973 scopus 로고
    • A fast instruction-set simulator for execution profiling
    • Nashville, TN, May
    • R. F. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. In Proc. of ACM SIGMETRICS, Nashville, TN, May 1994.
    • (1994) Proc. Of ACM SIGMETRICS
    • Cmelik, R.F.1    Shade, D.K.2
  • 5
    • 84947264153 scopus 로고    scopus 로고
    • IBM Microelectronics Division. The PowerPC 405TM Core, 1998. http://www.chips.ibm.com/products/powerpc/cores/405cr wp.pdf.
    • (1998) The Powerpc 405TM Core


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.