-
1
-
-
0000541151
-
Accurate Simulation of Power Dissipation in VLSI Circuits
-
October
-
S.M. Kang. Accurate Simulation of Power Dissipation in VLSI Circuits. IEEE Journal of Solid-State Circuits, vol. CS21, no. 5, pp. 889-891, October 1986.
-
(1986)
IEEE Journal of Solid-State Circuits
, vol.CS21
, Issue.5
, pp. 889-891
-
-
Kang, S.M.1
-
2
-
-
0024932048
-
An Accurate Simulation Technique for Short-Circuit Power Dissipation Based on Current Component Isolation
-
G.Y Yacoub, W.H. Ku. An Accurate Simulation Technique for Short-Circuit Power Dissipation Based on Current Component Isolation. IEEE International Symposium on Circuits and Systems, pp. 1157-1161, 1989.
-
(1989)
IEEE International Symposium on Circuits and Systems
, pp. 1157-1161
-
-
Yacoub, G.Y.1
Ku, W.H.2
-
3
-
-
0024883360
-
Power Dissipation Estimate by Switch Level Simulation
-
R. Tjarnstorm. Power Dissipation Estimate by Switch Level Simulation. IEEE symposium on Circuits and Systems, pp. 881-884, 1989.
-
(1989)
IEEE Symposium on Circuits and Systems
, pp. 881-884
-
-
Tjarnstorm, R.1
-
5
-
-
0030383438
-
Register-transfer level evaluation techniques for switching activity and power consumption
-
A. Raghunathan, S. Dey, N.K. Jha. Register-transfer level evaluation techniques for switching activity and power consumption. International Conference on CAD Aided Design, pp. 158-165, 1996.
-
(1996)
International Conference on CAD Aided Design
, pp. 158-165
-
-
Raghunathan, A.1
Dey, S.2
Jha, N.K.3
-
6
-
-
0006996718
-
Power Macromodeling for High Level Power Evaluation
-
June
-
S. Gupta, F. Jajm. Power Macromodeling for High Level Power Evaluation. Design Automation Conference, June 1997.
-
(1997)
Design Automation Conference
-
-
Gupta, S.1
Jajm, F.2
-
7
-
-
84949863951
-
Lookup Table Power Macro-Models for Behavioral Library Components
-
March
-
M. Barocci, L. Benini, A. Bogliolo, B. Ricco, G. De Micheli. Lookup Table Power Macro-Models for Behavioral Library Components. Design Automation and Test In Europe, March 1998.
-
(1998)
Design Automation and Test in Europe
-
-
Barocci, M.1
Benini, L.2
Bogliolo, A.3
Ricco, B.4
De Micheli, G.5
-
8
-
-
0000440896
-
Architectural Power Analysis: The Dual Bit Type Method
-
June
-
P. Landman, J. Rabaey. Architectural Power Analysis: The Dual Bit Type Method. IEEE Transactions on VLSI Systems, vol. 3, no. 2, June 1995.
-
(1995)
IEEE Transactions on VLSI Systems
, vol.3
, Issue.2
-
-
Landman, P.1
Rabaey, J.2
-
10
-
-
0032202596
-
High-Level Power Modeling, Evaluation, and Optimization
-
November
-
E. Macii, M. Pedram. High-Level Power Modeling, Evaluation, and Optimization. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 17, no. 11, November 1998.
-
(1998)
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems
, vol.17
, Issue.11
-
-
Macii, E.1
Pedram, M.2
-
11
-
-
0030165662
-
Information Theoretic Measures for Power Analysis
-
D. Marculescu, R. Marculescu, M. Pedram. Information Theoretic Measures for Power Analysis. IEEE Transactions on Computer Aided Design, vol. 15, no. 6, pp. 599-610, 1996.
-
(1996)
IEEE Transactions on Computer Aided Design
, vol.15
, Issue.6
, pp. 599-610
-
-
Marculescu, D.1
Marculescu, R.2
Pedram, M.3
-
12
-
-
0030173035
-
Toward a High Level Power Evaluation Capability
-
M. Nemani, F. Najm. Toward a High Level Power Evaluation Capability. IEEE Transactions on Computer Aided Design, vol. 15, no. 6, pp. 588-598, 1996.
-
(1996)
IEEE Transactions on Computer Aided Design
, vol.15
, Issue.6
, pp. 588-598
-
-
Nemani, M.1
Najm, F.2
-
13
-
-
0028722375
-
Power Analysis of Embedded Software: A First Step Toward Sofware Power Minimization
-
V. Tiwari, S. Malik, A. Wolfe. Power Analysis of Embedded Software: A First Step Toward Sofware Power Minimization. IEEE Transactions on VLSI Systems, vol. 2, no. 4, pp. 437-445, 1994.
-
(1994)
IEEE Transactions on VLSI Systems
, vol.2
, Issue.4
, pp. 437-445
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
-
16
-
-
0029304587
-
Energy Consumption Modeling and Optimization for SRAMs
-
R. J. Evans, P.D. Franzon. Energy Consumption Modeling and Optimization for SRAMs, IEEE Journal of Solid-State Circuits, Vol. 30, No. 5, pp. 571-579, 1995.
-
(1995)
IEEE Journal of Solid-State Circuits
, vol.30
, Issue.5
, pp. 571-579
-
-
Evans, R.J.1
Franzon, P.D.2
-
17
-
-
84882322064
-
Interface Exploration for Reduced Power in Core-Based Systems
-
T.D. Givargis and F. Vahid. Interface Exploration for Reduced Power in Core-Based Systems, ISSS, 1998, pp. 117-122.
-
(1998)
ISSS
, pp. 117-122
-
-
Givargis, T.D.1
Vahid, F.2
-
18
-
-
0033354650
-
Interface and Cache Power Exploration for Core-Based Embedded System Design
-
T.D. Givargis, J. Henkel, and F. Vahid. Interface and Cache Power Exploration for Core-Based Embedded System Design. ICCAD 1999.
-
ICCAD 1999
-
-
Givargis, T.D.1
Henkel, J.2
Vahid, F.3
-
20
-
-
0031634246
-
A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems
-
Y. Li, J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems. Design Automation Conference, pp. 188-193, 1998.
-
(1998)
Design Automation Conference
, pp. 188-193
-
-
Li, Y.1
Henkel, J.2
-
21
-
-
0010219339
-
-
Virtual Socket Interface Association, Architecture Document, http://www.vsi.org, 1997.
-
(1997)
Architecture Document
-
-
|