Power analysis of a 32-bit embedded microcontroller

VLSI Design

Volumn 7, Issue 3, 1998, Pages 225-242

  Tiwari, Vivek ^a,b,c,d,e,f   Lee, Mike Tien Chien ^b,g,h,i,j  

^a Princeton University   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

^c INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

^d NEC CORPORATION   (Japan)

^e INTEL CORPORATION   (United States)

^f IBM T J WATSON RESEARCH CENTER   (United States)

^g NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^h PRINCETON UNIVERSITY   (United States)

ⁱ STANFORD UNIVERSITY   (United States)

^j IEEE

more..

Author keywords

Embedded software; Embedded systems; Low power design; Low power software; Power estimation; Power optimization

Indexed keywords

ELECTRIC NETWORK SYNTHESIS; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MATHEMATICAL MODELS; OPTIMIZATION; POWER CONTROL; REDUCED INSTRUCTION SET COMPUTING; SOFTWARE ENGINEERING;

INSTRUCTION-LEVEL POWER MODELS;

MICROCONTROLLERS;

EID: 0031642274     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/1998/89432     Document Type: Article

References (15)

1. Feigel, C. and Enfield, M., Fujitsu extends SPARClite family. Microprocessor Report, June 1994.
2. Fujitsu Microelectronics Inc. SPARClite Embedded Processor User's Manual, 1993.
3. Fujitsu Microelectronics Inc. SPARClite Embedded Processor User's Manual: MB86934 Addendum, 1994.
4. Huang, C. X., Zhang, B., Deng, A. C. and Swirski, B., The design and implementation of PowerMill. In Proceedings of the International Symposium on Low Power Design, pp. 105-110, Dana Point, CA, April 1995.
5. Landman, P. and Rabaey, J., Black-box capacitance models for architectural power analysis. In Proceedings of the International Workshop on Low Power Design, pp. 165-170, Napa, CA, April 1994.
6. Landman, P. and Rabaey, J., Activity-sensitive architectural power analysis for the control path. In Proceedings of the International Symposium on Low Power Design, pp. 93-98, Dana Point, CA, April 1995.
7. Lee, T. C., Tiwari, V., Malik, S. and Fujita, M., Power analysis and low-power scheduling techniques for embedded DSP software. In Proceedings of the International Symposium on System Synthesis, Cannes, France, Sept. 1995.
8. Nagle, L. W. (1975). SPICE2: A computer program to simulate semiconductor circuits. Technical Report ERL-M520, University of California, Berkeley.
9. Salz, A. and Horowitz, M. (1989). IRSIM: An incremental MOS switch-level simulator. In Proceedings of the Design Automation Conference, pages 173-178.
10. Sato, T., Nagamatsu, M. and Tago, H., Power and performance simulator: ESP and its application for 100MIPS/W class RISC design. In Proceedings of 1994 IEEE Symposium on Low Power Electronics, pp. 46-47, San Diego, CA, Oct. 1994.
11. Lu, C. L., Tsui, C. Y. and Despain, A. M., Low power architecture design and compilation techniques for highperformance processors. In IEEE COMPCON, Feb. 1994.
12. Tiwari, V., Malik, S. and Ashar, P., Guarded evaluation: Pushing power management to logic synthesis/design. In Proceedings of the International Symposium on Low Power Design, pp. 221-226, Dana Point, CA, April 1995.
13. Tiwari, V., Malik, S. and Wolfe, A., Compilation techniques for low energy: An overview. In Proceedings of 1994 IEEE Symposium on Low Power Electronics, pp. 38-39, San Diego, CA, Oct. 1994.
14. Tiwari, V., Malik, S. and Wolfe, A., Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on VLSI Systems, 2(4), 437-445, December 1994.
15. Ong, P. W. and Yan, R. H., Power-conscious software design- a framework for modeling software on hardware. In Proceedings of 1994 Symposium on Low Power Electronics, pp. 36-37, San Diego, CA, Oct. 1994.