Cluster growth revisited: Fast, mixed-signal placement of blocks and gates

2003 Southwest Symposium on Mixed-Signal Design, SSMSD 2003

Volumn , Issue , 2003, Pages 243-248

  Newbould, R D ^a   Carothers, J D ^a  

^a University of Arizona   (United States)

Author keywords

Circuit simulation; Clustering algorithms; Cost function; Heuristic algorithms; Integrated circuit interconnections; Iterative algorithms; Macrocell networks; Routing; Signal design; Simulated annealing

Indexed keywords

ALGORITHMS; ASPECT RATIO; CIRCUIT SIMULATION; COST FUNCTIONS; COSTS; HEURISTIC ALGORITHMS; HEURISTIC METHODS; INTEGRATED CIRCUIT INTERCONNECTS; ITERATIVE METHODS; MIXED SIGNAL INTEGRATED CIRCUITS; SIMULATED ANNEALING;

INTEGRATED CIRCUIT INTERCONNECTIONS; ITERATIVE ALGORITHM; MACRO CELLS; ROUTING; SIGNAL DESIGN;

CLUSTERING ALGORITHMS;

EID: 84942531856     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSMSD.2003.1190435     Document Type: Conference Paper

References (18)

1. Alpert,C.J. The ISPD98 Circuit Benchmark Suite, Proceedings International Symposium on Physical Design, April 1998, pp. 85-90.
2. Areibi, S, M. Thompson, and A. Vannelli. A Clustering Utility Based Approach for ASIC Design. 14th IEEE International ASIC/SOC Conference, 2001, pp: 248-252.
3. Guo, P.N., C.K. Cheng, and T. Yoshimura. An O-tree representation of non-slicing floorplan and its applications. Proceedings of the 1999 Design Automation Conference, pp: 268-273.
4. Guo, P.N., et al. Floorplanning using a tree representation. IEEE Trans. on CAD of Integrated Circuits and Systems. Vol: 20, Feb 2001, pp: 281-289.
5. Kyung, C.M., J.M. Widder, and D.A. Mlynski. Adaptive cluster growth (ACG); a new algorithm for circuit packing in rectilinear region. Proc. of the EDAC, 1990, pp: 191-195.
6. Mallela, S. and L.K. Grover. Clustering based simulated annealing for standard cell placement. 25th ACM/IEEE Design Automation Conference, 1988, pp: 312-317.
7. Mazumdar P. and E.M. Rudnick. Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall, 1999.
8. NCSU Collaborative Benchmark Laboratory. WWW: http://www.cbl.ncsu.edu/pub/Benchmark-dirs/LayoutSynth92
9. Pang, Y., F. Balasa, et al. Block placement with symmetry constraints based on the O-tree non-slicing representation. Proceedings of the 2000 Design Automation Conference, pp: 64-467.
10. Sait, S. and H. Youssef. VLSI Physical Design Automation. World Scientific, 1999.
11. Sarrazedah, M. and C.K. Wong. An Introduction to VLSI Physical Design. McGraw-Hill Publishers, 1996.
12. Sechen, C. Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing. 25th ACM/IEEE Design Automation Conference, 1988, pp: 73-80.
13. Shahookar, K. and P. Mazumdar. VLSI cell placement techniques. ACM Computing Surveys, Vol. 23, Issue 2, June 1991, pp 143-220.
14. Sherwani, N. Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, 1999.
15. Teig, Steven. The X Architecture: Not Your Father's Diagonal Wiring. WWW: http://www.xinitiative.org/img/teigpaper.pdf
16. Tsai, Ching-Han and Sung-Mo Kang. Cell-level placement for improving substrate thermal distribution. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19 Issue: 2, Feb. 2000, pp: 253-266.
17. Yang, Z. and S. Areibi. Global Placement for VLSI Standard Cell Design. http://wolfman.eos.uoguelph.ca/~sareibi/PUBLICATIONS-dr/docs/CAINE-02-paper-place-initial.pdf. Submitted to CAINE 2002.
18. Zhang, S., L. Wu, and W. Dai. WWW: http://www.cse.ucsc.edu/research/surf/GSRC/progress.html