Modeling and analysis of power distribution networks for gigabit applications

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2003-January, Issue , 2003, Pages 235-240

  Beyene, Wendemagegnehu ^a   Yuan, Chuck ^a   Kim, Joong Ho ^a,b   Swaminathan, Madhavan ^a,b  

^a RAMBUS INC   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Circuit simulation; Digital systems; Driver circuits; Frequency; Integrated circuit interconnections; Power system interconnection; Power system modeling; Power systems; Semiconductor device measurement; Voltage

Indexed keywords

CIRCUIT SIMULATION; DATA REDUCTION; DIGITAL INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; ELECTRIC POTENTIAL; ELECTRONICS PACKAGING; PRINTED CIRCUIT BOARDS; PRINTED CIRCUITS; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICES; STANDBY POWER SYSTEMS;

DIGITAL SYSTEM; DRIVER CIRCUIT; FREQUENCY; INTEGRATED CIRCUIT INTERCONNECTIONS; POWER SYSTEM INTERCONNECTION; POWER SYSTEM MODEL; SEMICONDUCTOR DEVICE MEASUREMENTS;

SPICE;

EID: 84942098476     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2003.1194737     Document Type: Conference Paper

References (11)

1. P. N. Glaskowsky, "Rambus rolls out Yellowstone," Microprocessor Report , July 15, 2002.
2. W. T. Beyene, C. Yuan, N. Cheng, and H. Wu, "Interconnect Design and Modeling of a 3.2 Gb/s/pair Bi-Directional Memory System," DesignCon 2002: High Performance System Design Conference, Santa Clara, CA, January 28-31, 2002.
3. J. Kim and M. Swaminathan, "Modeling of irregular shaped power distribution planes using transmission matrix method," IEEE Transactions on Advanced Packaging, vol. 24, no. 3, pp. 334-346, August 2001.
4. R. Senthinathan, A. C. Cangellaris, and J. L. Prince, "Reference plane parasitics modeling and their contribution to the power and ground path "effective" inductance as seen by the output drivers," IEEE Transactions on Microwave Theory and Techniques, vol. 42, no. 9, pp. 1765-1773, January 1994.
5. J. Yook, L. P. B. Katehi, K. A. Sakallah, R. S. Martin, L. Huang, and T. A. Schreyer, "Application of system-level EM modeling to high-speed digital IC packages and PCB's," IEEE Transactions on Microwave Theory and Techniques, vol. 45, no. 10, pp. 1847-1856, October 1997.
6. J. Fang, Y. Liu, Y. Chen, Z. Wu, and A. Agrawal, "Modeling of power/ground plane noise in high speed digital electronics packaging," in IEEE 3rd Topical Meeting on Electrical Performance of Electrical Packaging, Monterey, CA October 1993, pp. 206-208.
7. K. Lee and A. Barber, "Modeling and analysis of multichip module power supply planes," IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B, vol. 18, no. 4, pp. 628-639, November 1995.
8. N. Na, J. Choi, S. Chun, M. Swaminathan, and J. Srinivasan, "Modeling and transient simulation of planes in electronic packages," IEEE Transactions on Advanced Packaging, vol. 23, no. 3, pp. 340-352, August 2000.
9. Sung Hwan Min and Madhavan Swaminathan, "Generation of Passive Macro-models for Simulation of Distributed Interconnect Networks", To be presented at the EMC Symposium, Zurich, Switzerland, Feb. '03.
10. W. T. Beyene, C. Yuan, R. Dhat, and D. Secker, "Effects of Plating Stubs on the Electrical Performance of Wirebond PBGA packages," Proceedings of the International Conference on Advanced Packaging and Systems (ICAPS), Reno, NA, pp. 25-30, March 10-13, 2002.
11. Agilent 8722ES Network Analyzer Operating and Programming Manual, Agilent Technologies, Santa Rosa, CA, February 2001.