High-performance carbon nanotube field-effect transistors

Technical Digest - International Electron Devices Meeting, IEDM

Volumn 2015-February, Issue February, 2015, Pages 33.6.1-33.6.4

  Shulaker, Max M ^a   Pitner, Gregory ^a   Hills, Gage ^a   Giachino, Marta ^a   Wong, H S Philip ^a   Mitra, Subhasish ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CARBON NANOTUBES; FUSION REACTIONS; TRANSISTORS;

ALIGNED CNTS; CHANNEL LENGTH; CURRENT DRIVES; HIGH CURRENTS; PER UNIT; SEMICONDUCTOR FOUNDRIES; SILICON-BASED;

CARBON NANOTUBE FIELD EFFECT TRANSISTORS;

EID: 84938265354     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2014.7047164     Document Type: Conference Paper

References (20)

1. L. Chang, et al., "IEDM short course, " IEDM, 2012.
2. L. Wei, et al., "A non-iterative compact model for carbon nanotube FETs incorporating source exhaustion effects, " IEDM, pp. 917-920, 2009.
3. A. Franklin, et al., "Sub-10 nm carbon nanotube transistor, " Nano Letters, vol. 12(2), pp. 758-762, 2012.
4. J. Deng, et al., "Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections, " ISSCC, pp.587-8, 2007
5. J. Zhang, et al., "Robust digital VLSI using carbon nanotubes, " TCAD, vol. 31, pp. 453-471, 2012.
6. S. Hong, et al., "Improved density in aligned arrays of single-walled carbon nanotubes by sequential chemical vapor deposition on quartz, " Advanced Materials, vol. 22(16), pp. 1862-1830, 2010.
7. H. Park, et al., "High-density integration of carbon nanotubes via chemical selfassembly, " Nature Nanotech., vol. 7, pp. 787-791, 2012.
8. A. Franklin, et al., "Current scaling in aligned carbon nanotube array transistors with local bottom gating, " Electron Device Lett., vol. 31(7), pp. 644-646, 2010.
9. Q. Cao, et al., "Arrays of single-walled carbon nanotubes with full surface coverage for high-performance electronics, " Nature Nanotech., vol. 8, pp. 180-186, 2013.
10. C. Wang, et al., "Synthesis and device applications of high-density aligned carbon nanotubes using low-pressure chemical vapor deposition and stacked multiple transfer, " Nano Research, vol. 3, pp. 831-842, 2010.
11. M. Shulaker, et al., "Linear increases in carbon nanotube density through multiple transfer technique, " Nano Letters, vol. 11, pp. 1881-1886, 2011.
12. H. Wei, et al., "Monolithic three-dimensional integration of carbon nanotube FET complementary logic circuits, " IEDM, pp. 511-514, 2013.
13. H. Wei, et al., "Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects, " IEDM, pp.577-580, 2009.
14. M. Shulaker, et al., "Monolithic three-dimensional integration of carbon nanotube FETs with silicon CMOS, " VLSI Symp., pp. 172-173, 2014.
15. N. Patil, et al., "Wafer-scale growth and transfer of aligned single-walled carbon nanotubes, " Nanotech., vol. 8, pp.498-504, 2009.
16. A. McCullough, et al., "Polydimethylglutarimide (PMGI) Resist-A Progress Report, " Microlitho. Conf., pp. 316-320, 1986.
17. F. DelRio, et al., "The role of van der Waals forces in adhesion of micromachined surfaces, " Nature Materials, vol. 4, pp. 629-634, 2005.
18. R. Dauskardt, "Adhesion and debonding of multi-layer thin film structures, " Engineering Fracture Mechanics, vol. 61, pp. 141-162, 1998.
19. N. Patil, et al., "VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs, " IEDM, pp. 573-576, 2009.
20. M. Shulaker, et al., "Sensor-to-digital interface built entirely with carbon nanotube FETs, " JSSC, vol. 49, pp. 190-201, 2014.