An efficient and flexible host-FPGA PCIe communication library

Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014

Volumn , Issue , 2014, Pages

  Gong, Jian ^a   Wang, Tao ^a,c   Chen, Jiahua ^a   Wu, Haoyang ^a   Ye, Fan ^a   Lu, Songwu ^a,b,c   Cong, Jason ^a,b,c  

^a PEKING UNIVERSITY   (China)

^b Department of Civil and Environmental Engineering   (United States)

^c PKU UCLA Joint Research Institute in Science and Engineering   (United States)

Author keywords

Communication library; Efficiency; Flexibility; FPGA; PCIe

Indexed keywords

EFFICIENCY;

AGGREGATE THROUGHPUT; COMMUNICATION LIBRARY; FLEXIBILITY; FPGA ACCELERATORS; FPGA APPLICATIONS; IMPORTANT FEATURES; INTERCONNECTION METHOD; PCIE;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84911059056     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2014.6927459     Document Type: Conference Paper

References (16)

1. Vivado-HLS. http://www.xilinx.com/products/designtools/vivado/integration/index.htm.
2. Altera. IP Compiler for PCI Express User Guide, May 2011.
3. R. Bittner. Speedy Bus Mastering PCI Express. In FPL 2012.
4. A. do Carmo Lucas, S. Heithecker, and R. Ernst. FlexWAFE - A Highend Real-Time Stream Processing Library for FPGAs. In DAC 2007.
5. J. Gong, J. Chen, H. Wu, F. Ye, S. Lu, J. Cong, and T. Wang. EPEE: An Efficient PCIe Communication Library with Easy-host-integration Property for FPGA Accelerators (Abstract Only). In FPGA 2014.
6. M. Jacobsen and R. Kastner. RIFFA 2.0: A reusable integration framework for FPGA accelerators. In FPL 2013.
7. J. A. Jake Wiltgen. Bus Master Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions, September 29 2011. Xilinx Reference Design.
8. H. Kavianipour, S. Muschter, and C. Bohm. High performance FPGAbased DMA interface for PCIe. In RT 2012.
9. G. Marcus, W. Gao, A. Kugel, and R. Manner. The MPRACE framework: An open source stack for communication with custom FPGA-based accelerators. In SPL 2011.
10. T. S. Ravi Budruk, Don Anderson. PCI Express System Architecture. Addison Wesley, 75 Arlington St., Suite 300, Boston, MA 02116, 2003.
11. Y. Thoma, A. Dassatti, and D. Molla. FPGA2: An open source framework for FPGA-GPU PCIe communication. In ReConFig 2013.
12. K. Vipin, S. Shreejith, D. Gunasekera, S. Fahmy, and N. Kapre. Systemlevel FPGA device driver with high-level synthesis support. In FPT 2013.
13. Q. Wu, J. Xu, X. Li, and K. Jia. The research and implementation of interfacing based on PCI express. In ICEMI 2009.
14. Xilinx. Virtex-6 FPGA Integrated Block for PCI Express User Guide, 2010.
15. Xilinx. LogiCORE IP Endpoint Block Plus for PCI Express, 2011.
16. Xilinx. 7 Series FPGAs Integrated Block for PCI Express Product Guide, 2012.