Accelerated test execution using GPUs

ASE 2014 - Proceedings of the 29th ACM/IEEE International Conference on Automated Software Engineering

Volumn , Issue , 2014, Pages 97-102

  Rajan, Ajitha ^a   Sharma, Subodh ^b   Schrammel, Peter ^b   Kroening, Daniel ^b  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b UNIVERSITY OF OXFORD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS; COMPUTER GRAPHICS EQUIPMENT; EMBEDDED SYSTEMS; LIFE CYCLE; PROGRAM PROCESSORS; SOFTWARE ENGINEERING; TESTING;

ACCELERATED TESTS; BENCHMARK PROGRAMS; DATA PARALLELISM; GRAPHICS PROCESSING UNIT; PARALLEL EXECUTIONS; PRODUCT LIFE CYCLES; PROGRAM TESTING; TEST EXECUTION;

SOFTWARE TESTING;

EID: 84908609695     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2642937.2642957     Document Type: Conference Paper

References (25)

1. "http://docs.nvidia.com/cuda/cuda-c-programmingguide/index.html".
2. "http://docs.nvidia.com/cuda/cuda-compiler-driver-nvcc".
3. "https://www.khronos.org/opencl/".
4. "http://www.amd.com/en-gb/innovations/softwaretechnologies/compute-cores".
5. "http://www.comp. dit.ie/rlawlor/alg-ds/sorting/quicksort.c".
6. "http://www.eembc.org/".
7. "http://www.mathworks.co.uk/products/simulink/".
8. S. Al-Kiswany, A. Gharaibeh, E. Santos-Neto, G. Yuan, and M. Ripeanu. StoreGPU: exploiting graphics processing units to accelerate distributed storage systems. In High Performance Distributed Computing, pages 165-174. ACM, 2008.
9. M. P. E. Heimdahl and G. Devaraj. Test-suite reduction for model based tests: Effects on test quality and implications for testing. In ASE, pages 176-185, 2004.
10. J.-H. Huang. "http://www.gputechconf.com/page/livestream-source1.html".
11. S. Huang, S. Xiao, and W. Feng. On the energy efficiency of graphics processing units for scientific computing. In IPDPS, pages 1-8. IEEE, 2009.
12. S. Kato, S. Brandt, Y. Ishikawa, and R. Rajkumar. Operating systems challenges for GPU resource management. In Operating Systems Platforms for Embedded Real-Time Applications, pages 23-32, 2011.
13. A. Lashgar and A. Baniasadi. Performance in GPU architectures: Potentials and distances. In 9th Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD), 2011.
14. V. W. Lee, C. Kim, J. Chhugani, M. Deisher, D. Kim, A. D. Nguyen, N. Satish, M. Smelyanskiy, S. Chennupaty, P. Hammarlund, et al. Debunking the 100x GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU. In ACM SIGARCH Computer Architecture News, volume 38, pages 451-460. ACM, 2010.
15. J. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Krüger, A. Lefohn, and T. Purcell. A survey of general-purpose computation on graphics hardware. In Computer graphics forum, volume 26, pages 80-113. Wiley Online Library, 2007.
16. J. A. Poovey, T. M. Conte, M. Levy, and S. Gal-On. A benchmark characterization of the EEMBC benchmark suite. IEEE Micro, 29(5):18-29, 2009.
17. C. J. Rossbach, J. Currey, M. Silberstein, B. Ray, and E. Witchel. PTask: Operating system abstractions to manage GPUs as compute devices. In Operating Systems Principles (SOSP), pages 233-248. ACM, 2011.
18. S. Ryoo, C. I. Rodrigues, S. S. Stone, S. S. Baghsorkhi, S.-Z. Ueng, J. A. Stratton, and W.-m. W. Hwu. Program optimization space pruning for a multithreaded GPU. In Code Generation and Optimization (CGO), pages 195-204. ACM, 2008.
19. P. J. Schroeder and B. Korel. Black-box test reduction using input-output analysis. In ISSTA, pages 173-177. ACM, 2000.
20. T. Scogland, H. Lin, and W. Feng. A first look at integrated GPUs for green high-performance computing. Computer Science-Research and Development, 25(3):125-134, 2010.
21. T. Shimokawabe, T. Aoki, C. Muroi, J. Ishida, K. Kawano, T. Endo, A. Nukada, N. Maruyama, and S. Matsuoka. An 80-fold speedup, 15.0 TFlops full GPU acceleration of nonhydrostatic weather model ASUCA production code. In High Performance Computing, Networking, Storage and Analysis (SC), pages 1-11. IEEE, 2010.
22. J. A. Stuart, M. Cox, and J. D. Owens. GPU-to-CPU callbacks. In Euro-Par 2010 Parallel Processing Workshops, volume 6586 of LNCS, pages 365-372. Springer, 2011.
23. S. Yoo and M. Harman. Regression testing minimization, selection and prioritization: a survey. Software Testing, Verification & Reliability, 22(2):67-120, 2012.
24. S. Yoo, M. Harman, and S. Ur. Highly scalable multi objective test suite minimisation using graphics cards. In Search Based Software Engineering (SSBSE), pages 219-236. Springer, 2011.
25. Z. Yu, J.-H. Cho, B.-W. Oh, and L.-S. Lee. Parallel algorithm for generation of test recommended path using cuda. International Journal of Engineering Science & Technology, 5(2), 2013.