메뉴 건너뛰기




Volumn , Issue , 2002, Pages 163-166

Thermal nitridation of chemical dielectrics as an easy approach to ultra-thin gate oxide processing

Author keywords

[No Author keywords available]

Indexed keywords

DIELECTRIC MATERIALS; GATE DIELECTRICS; GATES (TRANSISTOR); LEAKAGE CURRENTS; NITRIC OXIDE;

EID: 84907684042     PISSN: 19308876     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDERC.2002.194895     Document Type: Conference Paper
Times cited : (3)

References (3)
  • 1
    • 0033281166 scopus 로고    scopus 로고
    • New optimization guidelines for sub-O.lum CMOS technologies with 2nm NO gate oxynitrides
    • M. Fujiwara, M. Takayanagi, and Y. Toyoshima, "New optimization guidelines for sub-O.lum CMOS technologies with 2nm NO gate oxynitrides", VLSI 1999.
    • VLSI 1999
    • Fujiwara, M.1    Takayanagi, M.2    Toyoshima, Y.3
  • 2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.