XStream: Cross-core spatial streaming based MLC prefetchers for parallel applications in CMPs

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2014, Pages 87-98

  Panda, Biswabandan ^a   Balachandran, Shankar ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

multi core; prefetching

Indexed keywords

PARALLEL ARCHITECTURES;

MULTI CORE; MULTI-CORE SYSTEMS; OFF-CHIP MEMORY; PARALLEL APPLICATION; PREFETCHING; PREFETCHING TECHNIQUES; SEQUENTIAL APPLICATIONS; SPATIAL MEMORY;

DIGITAL STORAGE;

EID: 84907065043     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2628071.2628073     Document Type: Conference Paper

References (21)

1. http://www.hotchips.org/wp-content/uploads/hc-archives/hc25/HC25. 80-Processors2-epub/HC25.27.820-Haswell-Hammarlund-Intel.pdf.
2. Intel 64 and ia32 architecture software developer's manuals. http://www.intel.com/products/processor/manuals/.
3. Spec benchmark suite. http://www.spec.org/cpu2006/.
4. N. Barrow Williams, C. Fensch, and S. Moore. A communication characterisation of splash-2 and parsec. In IISWC, 2009.
5. A. Bhattacharjee and M. Martonosi. Inter-core cooperative tlb for chip multiprocessors. In ASPLOS, 2010.
6. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The parsec benchmark suite: characterization and architectural implications. In PACT, 2008.
7. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. The gem5 simulator. SIGARCH Comput. Archit. News, 39(2), Aug. 2011.
8. C. Kaynak, B. Grot, and B. Falsa. Shift: Shared history instruction fetch for lean-core server processors. In MICRO, 2013.
9. D. Koufaty, X. Chen, D. K. Poulsen, and J. Torrellas. Data forwarding in scalable shared-memory multiprocessors. IEEE Trans. Parallel Distrib. Syst., 7(12), 1996.
10. R. B. N. Muralimanohar and N. P. Jouppi. Cacti 6.0: A tool to understand large caches. technical report, university of utah and hewlett packard laboratories. 2007.
11. B. Panda and S. Balachandran. Hardware prefetchers for emerging parallel applications. In PACT, 2012.
12. V. Seshadri, O. Mutlu, M. A. Kozuch, and T. C. Mowry. The evicted-address filter: A unified mechanism to address both cache pollution and thrashing. In PACT, 2012.
13. S. Somogyi, T. F. Wenisch, A. Ailamaki, and B. Falsa. Spatio-temporal memory streaming. In ISCA, 2009.
14. S. Somogyi, T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos. Spatial memory streaming. In ISCA, 2006.
15. S. Srinath, O. Mutlu, H. Kim, and Y. N. Patt. Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers. In HPCA, 2007.
16. M. A. Suleman, O. Mutlu, J. A. Joao, Khubaib, and Y. N. Patt. Data marshaling for multi-core architectures. In ISCA, 2010.
17. T. F. Wenisch. Temporal memory streaming. phd thesis, carnegie mellon university. 2007.
18. T. F. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos. Practical off-chip meta-data for temporal memory streaming. In HPCA, 2009.
19. T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi. Temporal streaming of shared memory. In ISCA, 2005.
20. T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, C. Gniady, A. Ailamaki, and B. Falsafi. Store-ordered streaming of shared memory. In PACT, 2005.
21. X. Zhuang and H. Lee. A hardware-based cache pollution filtering mechanism for aggressive prefetches. In ICPP, 2003.