On MILS I/O sharing targeting avionic systems

Proceedings - 2014 10th European Dependable Computing Conference, EDCC 2014

Volumn , Issue , 2014, Pages 182-193

  Muller, Kevin ^a   Sigl, Georg ^b   Triquet, Benoit ^a   Paulitsch, Michael ^a  

^a AIRBUS GROUP INNOVATIONS   (Germany)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; AVIONICS; COMMUNICATION; INTEGRATED CONTROL; UNMANNED VEHICLES;

AVIATION INDUSTRY; HARDWARE PLATFORM; INTEGRATED MODULAR AVIONICS; INTEGRATED SYSTEMS; MULTIPLE APPLICATIONS; MULTIPLE INDEPENDENT LEVELS OF SECURITIES; RUNTIME ENVIRONMENTS; SYSTEM ARCHITECTURES;

HARDWARE;

EID: 84904677672     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EDCC.2014.35     Document Type: Conference Paper

References (36)

1. European Commission, "Mixed Criticality Systems," Brussels, Tech. Rep. February, Feb. 2012.
2. B. Triquet, "Mixed Criticality in Avionics," in Workshop on Mixed Criticality Systems. European Commission, Feb. 2012.
3. EASA, "Certification Memorandum-Development Assurance of Airborne Electronic Hardware," Tech. Rep. EASA CM-SWCEH-001, 2011.
4. RTCA, "DO-297: Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations," Tech. Rep., 2005.
5. EUROCAE / RTCA, "ED-202 / DO-326: Airworthiness Security Process Specification," 2010.
6. R. D. Cerchio and C. Riley, "Aircraft Systems Cyber Security," in 30th Digital Avionics Systems Conference. Seattle, WA, USA: IEEE, 2011.
7. J. Rushby, "Separation and Integration in MILS (The MILS Constitution)," SRI International, Tech. Rep. SRI-CSL-08-XX, Feb. 2008.
8. D. Münch, O. Isfort, K. Müller, M. Paulitsch, and A. Herkersdorf, "Hardware-Based I / O Virtualization for Real-Time Embedded Avionic Systems Using PCIe SR-IOV," 10th International Conference on Embedded Software and Systems, Dec. 2013.
9. D. Greve, R. Richards, and M. Wilding, "A Summary of Intrinsic Partitioning Verification," in 5th International Workshop on the ACL2 Theorem Prover and Its Applications. Austin, Texas, USA: ACM, 2004.
10. R. Bradetich, "Framework for Evaluating Information Flows in Multicore Architectures for High Assurance Systems," National HCSS Conference, 2012.
11. J. P. Anderson, "Computer Security Technology Planning Study," Tech. Rep. 2, 1972.
12. J. Rushby, "Design and Verification of Secure Systems," ACM Operating Systems Review, Tech. Rep., Dec. 1981.
13. J. Alves-Foss, W. S. Harrison, P. W. Oman, and C. Taylor, "The MILS Architecture for High-Assurance Embedded Systems," Tech. Rep., 2006.
14. EUROCAE, "ED-203: Airworthiness Security Methods and Considerations," no. Draft RC 1. 0, 2012.
15. B.-A. Yassour, M. Ben-Yehuda, and O. Wasserman, "IBM Research Report-Direct Device Assignment for Untrusted Fully-Virtualized Virtual Machines," Tech. Rep., 2008.
16. PSI-SIG, "PCI Local Bus Specification Revision 2. 2," 1999.
17. Aeronautical Radio Incorporated (ARINC), "Aircraft Data Network Part 7: Avionics Full Duplex Switched Ethernet (AFDX) Network," Jun. 2005.
18. EUROCAE / RTCA, "ED-80 / DO-254, Design Assurance Guidance for Airborne Electronic Hardware," 2000.
19. W. Huang, "Introduction of AMD Advanced Virtual Interrupt Controller," XenSummit 2012, no. August, 2012.
20. PCI-SIG, "Single Root I/O Virtualization and Sharing Specification-Revision 1. 01," 2010.
21. Marvel. Network Processor. http://www. marvell. com/network-processors/.
22. Tilera. TILE-Gx Processor Family. http://www. tilera. com/products/ processors/TILE-Gx Family.
23. Cavium. OCTEON III CN7XXX Multi-Core MIPS64 Processors. http://www. cavium. com/OCTEON-III CN7XXX. html.
24. Qualcomm. Qualcomm Technologies. http://www. qualcomm. com/technologies.
25. Texas Instruments. OMAPTMApplications Processors. http://www. ti. com/lsds/ti/omap-applications-processors/overview. page.
26. Freescale. QorIQ Communications Processors High-Performance Tier. http://www. freescale. com/webapp/sps/site/taxonomy. jsp?code=QORIQ HIGHPERFM.
27. J. Byrne, T. R. Halfhill, and L. Gwennap, "A Guide to Multicore Processors," Tech. Rep., 2013.
28. Freescale Semiconductors, "P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual," Tech. Rep., 2011.
29. Freescale Semiconductor, "QorIQ Data Path Acceleration Architecture (DPAA) Reference Manual," Tech. Rep. 2, Nov. 2011.
30. S. Srinivasan and T. Peters, "P4080DS U-boot & Linux," Freescale Semiconductors, Tech. Rep. FTF-NET-F0683, 2010.
31. S. Schönberg, "Impact of PCI-Bus Load on Applications in a PC Architecture," in 24th Real-Time Systems Symposium. IEEE, 2003.
32. J. Nowotsch and M. Paulitsch, "Leveraging Multi-Core Computing Architectures in Avionics," in 9th European Dependable Computing Conference. IEEE, 2012.
33. H. Kopetz, Real-Time Systems-Design Principles for Distributed Embedded Applications, 2nd ed. Springer, 2011.
34. A. Sabelfeld and A. C. Myers, "Language-Based Information-Flow Security," IEEE Journal on Selected Areas in Communications, vol. 21, Jan. 2003.
35. Freescale Semiconductor, "T4240 Product Brief," Jun. 2013.
36. J. Alves-Foss, P. Oman, R. Bradetich, X. He, and J. Song, "Implications of Mult-Core Architectures on the Development of Multiple Independent Levels of Security (MILS) Compliant Systems," University of Idaho, Tech. Rep., 2012.