Towards asynchronous power management

2014 IEEE Faible Tension Faible Consommation, FTFC 2014

Volumn , Issue , 2014, Pages

  Sokolov, Danil ^a   Mokhov, Andrey ^a   Yakovlev, Alex ^a   Lloyd, David ^b  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

^b DIALOG SEMICONDUCTOR   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DATA PROCESSING; MICROELECTRONICS; POWER CONTROL; SYNCHRONOUS MACHINERY;

ASYNCHRONOUS POWER MANAGEMENT; DESIGN AUTOMATIONS; DESIGN PRINCIPLES; MODERN MICROELECTRONICS; POWER CONTROL CIRCUITS; SYNCHRONOUS OPERATIONS; SYNCHRONOUS STATE; VARIABLE CONDITIONS;

POWER MANAGEMENT;

EID: 84903844750     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FTFC.2014.6828608     Document Type: Conference Paper

References (14)

1. rd edition, McGraw-Hill, 2009.
2. J. Audy: "Navigating the path to a successful IC switching regulator design", Tutorial at IEEE International Solid-State Circuits Conference (ISSCC), 2008.
3. L. Scheffer, L. Lavagno, G. Martin: "EDA for IC system design, verification, and testing (Electronic design automation for integrated circuits handbook)", CRC Press, 2006.
4. S. Unger: "Asynchronous Sequential Switching Circuit", Wiley-Interscience, 1969.
5. J. Sparsø, S. Furber: "Principles of asynchronous circuit design", Kluwer Academic Publishers, 2001.
6. A. Yakovlev, L. Lavagno, A. Sangiovanni-Vincentelli: "A unified signal transition graph model for asynchronous control circuit synthesis", Formal Methods in System Design, Vol. 9(3), pp. 139-188, 1996.
7. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev: "Logic synthesis of asynchronous controllers and interfaces", Springer Series in Advanced Microelectronics, Vol. 8, 2002.
8. L. Rosenblum, A. Yakovlev: "Signal graphs: from self-timed to timed ones", Proc. International Workshop on Timed Petri Nets, pp. 199-206, 1985.
9. C. Petri: "Kommunikation mit automaten (Communicating with automata)", University of Bonn, PhD Thesis, 1962.
10. A. Mokhov, A. Yakovlev: "Conditional partial order graphs: model, synthesis and application", IEEE Transactions on Computers, Vol. 59(11), pp. 1480-1493, 2010.
11. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev: "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers", IEICE Transactions on Information and Systems, Vol. E80-D(3), pp. 315-325, 1997.
12. I. Poliakov, A. Mokhov, A. Rafiev, D. Sokolov, A. Yakovlev: "Automated verification of asynchronous circuits using circuit Petri nets", Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 161-170, 2008.
13. V. Khomenko: "Logic decomposition of asynchronous circuits using STG unfoldings", Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 3-12, 2011.
14. D. Lloyd, R. Illman: "Scan insertion and ATPG for C-gate based asynchronous designs", Synopsys User Group (SNUG), 2014.