-
2
-
-
84903834759
-
-
TIME Magazine Staff, November 2012.
-
TIME Magazine Staff, November 2012. [Online]. Available: http://techland.time.com/2012/11/01/best-inventions-of-The-year-2012/slide/ google-glass/.
-
-
-
-
3
-
-
0029895137
-
Speed of processing in the human visual system
-
S. Thorpe, D. Fize and C. Marlot, "Speed of Processing in the Human Visual System," Nature, vol. 381, no. 6582, pp. 520-522, 1996.
-
(1996)
Nature
, vol.381
, Issue.6582
, pp. 520-522
-
-
Thorpe, S.1
Fize, D.2
Marlot, C.3
-
4
-
-
84903838744
-
-
IBM Corporation
-
IBM Corporation, [Online]. Available: http://www.conceivablytech.com/ 8953/science-research/iibm-A-chip-that-is-measured-in-neurons-and-synapses.
-
-
-
-
6
-
-
84866595921
-
Hierarchical address-event routing architecture for reconfigurable large scale neuromorphic systems
-
J. Park, T. Yu, C. Maier, S. Joshi and G. Cauwenberghs, "Hierarchical Address-Event Routing Architecture for Reconfigurable Large Scale Neuromorphic Systems," in IEEE Int. Symp. Circuits and Systems, 2012.
-
(2012)
IEEE Int. Symp. Circuits and Systems
-
-
Park, J.1
Yu, T.2
Maier, C.3
Joshi, S.4
Cauwenberghs, G.5
-
7
-
-
84874143086
-
65k-neuron integrate-and-fire array transceiver with address-every reconfigurable synaptic routing
-
T. Yu, J. Park, S. Joshi, C. Maier and G. Cauwenberghs, "65k-Neuron Integrate-and-Fire Array Transceiver with Address-Every Reconfigurable Synaptic Routing," in IEEE Biomedical Circuits and Systems Conference, 2012.
-
(2012)
IEEE Biomedical Circuits and Systems Conference
-
-
Yu, T.1
Park, J.2
Joshi, S.3
Maier, C.4
Cauwenberghs, G.5
-
8
-
-
84903838741
-
Scalable reconfigurable emulation of cortical models on hiaerifat
-
J. Park, S. Joshi, T. Yu, C. Maier, F. Broccard and G. Cauwenberghs, "Scalable Reconfigurable Emulation of Cortical Models on HiAERIFAT," in IEEE Biomedical Circuits and Systems Conference, 2011.
-
(2011)
IEEE Biomedical Circuits and Systems Conference
-
-
Park, J.1
Joshi, S.2
Yu, T.3
Maier, C.4
Broccard, F.5
Cauwenberghs, G.6
-
9
-
-
77952363834
-
Scalable event routing in hierarchical neural array architecture with global synaptic connectivity
-
S. Joshi, S. Deiss, M. Arnold, J. Park, T. Yu and G. Cauwenberghs, "Scalable Event Routing in Hierarchical Neural Array Architecture with Global Synaptic Connectivity," in IEEE Int. Workshop Cellular Nanoscale Networks and Their Applications, 2010.
-
(2010)
IEEE Int. Workshop Cellular Nanoscale Networks and Their Applications
-
-
Joshi, S.1
Deiss, S.2
Arnold, M.3
Park, J.4
Yu, T.5
Cauwenberghs, G.6
-
10
-
-
84870294722
-
Low energy, robust neuromorphic computation using synaptic devices
-
D. Kuzum, R. Jeyasingh, S. Yu and H.-S. P. Wong, "Low energy, robust neuromorphic computation using synaptic devices," IEEE Transaction on Electron Devices, 2012.
-
(2012)
IEEE Transaction on Electron Devices
-
-
Kuzum, D.1
Jeyasingh, R.2
Yu, S.3
Wong, H.-S.P.4
-
11
-
-
84862832207
-
An ultra-low reset current cross-point phase change memory with carbon nanotube electrodes
-
J. Liang, R. Jeyasingh, H.-Y. Chen and H.-S. Wong, "An Ultra-Low Reset Current Cross-Point Phase Change Memory With Carbon Nanotube Electrodes," IEEE Transactions on Electron Devices, pp. 1155-1163, 2012.
-
(2012)
IEEE Transactions on Electron Devices
, pp. 1155-1163
-
-
Liang, J.1
Jeyasingh, R.2
Chen, H.-Y.3
Wong, H.-S.4
-
12
-
-
71049158037
-
NiO resistance change memory with a novel structure for 3D integration and improved confinement of conduction path
-
B. Lee and H.-S. Wong, "NiO resistance change memory with a novel structure for 3D integration and improved confinement of conduction path," in Symposium on VLSI Technology, 2009.
-
(2009)
Symposium on VLSI Technology
-
-
Lee, B.1
Wong, H.-S.2
-
13
-
-
79960577928
-
CrossNets: Neuromorphic hybrid cmos/nanoelectronic networks
-
June
-
K. K. Likharev, "CrossNets: Neuromorphic Hybrid CMOS/Nanoelectronic Networks," Science of Advanced Materials, vol. 3, pp. 322-331, June 2011.
-
(2011)
Science of Advanced Materials
, vol.3
, pp. 322-331
-
-
Likharev, K.K.1
-
15
-
-
84866925924
-
Characterization and modeling of metal-insulator transition (MIT) based tunnel junctions
-
E. Freeman, A. Kar, N. Shukla, R. Misra, R. Engel-Herbert, D. Schlom, V. Gopalan, K. Rabe and S. Datta, "Characterization and modeling of metal-insulator transition (MIT) based tunnel junctions," in 70th Annual Device Research Conference (DRC), 2012.
-
(2012)
70th Annual Device Research Conference (DRC
-
-
Freeman, E.1
Kar, A.2
Shukla, N.3
Misra, R.4
Engel-Herbert, R.5
Schlom, D.6
Gopalan, V.7
Rabe, K.8
Datta, S.9
-
16
-
-
77951053034
-
-
D. Weinstein, Nano Letters, vol. 10, no. 4, p. 1234-1237, 2010.
-
(2010)
Nano Letters
, vol.10
, Issue.4
, pp. 1234-1237
-
-
Weinstein, D.1
-
17
-
-
84870736406
-
CMOS supporting circuitries for nano-oscillator-based associative memories
-
T. Shibata, R. Zhang, S. Levitan, D. Nikonov and G. Bourianoff, "CMOS supporting circuitries for nano-oscillator-based associative memories," in International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA), 2012.
-
(2012)
International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA
-
-
Shibata, T.1
Zhang, R.2
Levitan, S.3
Nikonov, D.4
Bourianoff, G.5
-
18
-
-
84870750551
-
Non-Boolean associative architectures based on nanooscillator
-
S. Levitan, Y. Fang, D. Dash, T. Shibata, D. Nikonov and G. Bourianoff, "Non-Boolean associative architectures based on nanooscillator," in International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA), 2012.
-
(2012)
International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA
-
-
Levitan, S.1
Fang, Y.2
Dash, D.3
Shibata, T.4
Nikonov, D.5
Bourianoff, G.6
-
19
-
-
84861089198
-
Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing
-
D. Kuzum, R. G. D. Jeyasingh, B. Lee and H.-S. P. Wong, "Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing," Nano Letter, p. 2179-2186, 2012.
-
(2012)
Nano Letter
, pp. 2179-2186
-
-
Kuzum, D.1
Jeyasingh, R.G.D.2
Lee, B.3
Wong, H.-S.P.4
|