Guaranteeing the end-to-end latency of an IMA system with an increasing workload

IEEE Transactions on Computers

Volumn 63, Issue 6, 2014, Pages 1460-1473

  Nam, Min Young ^a   Lee, Jaemyoun ^b   Park, Kyung Joon ^c   Sha, Lui ^a   Kang, Kyungtae ^b  

^a University of Illinois at Urbana Champaign   (United States)

^b Hanyang University   (South Korea)

^c Daegu Gyeongbuk Institute of Science and Technology   (South Korea)

Author keywords

end to end latency; integrated modular avionics (IMA); real time switch; Virtual integration

Indexed keywords

AVIONICS;

END TO END LATENCIES; END-TO-END COMMUNICATION; ENVIRONMENTAL MONITORING; INDIVIDUAL COMPUTING; INTEGRATED MODULAR AVIONICS; SWITCHING ALGORITHMS; SYSTEM ARCHITECTURES; VIRTUAL INTEGRATION;

NETWORK ARCHITECTURE;

EID: 84903118613     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2012.300     Document Type: Article

References (34)

1. Aeronautical Radio Inc., "Design guidance for integrated modular avionics," SAE Int., ARINC Report, Tech. Rep. 651-1, Nov. 1997.
2. Aeronautical Radio Inc., "Aircraft data network, part 7, avionics full-duplex switched ethernet network," SAE Int., ARINC Specification, Tech. Rep. 664P7-1, Sep. 2009.
3. S. Mohan, M.-Y. Nam, R. Pellizoni, L. Sha, R. Bradford, and S. Fliginger, "Rapid early-phase virtual integration," in Proc. IEEE Real-Time Syst. Symp. (RTSS'09), Dec. 2009, pp. 33-44.
4. J. A. Stankovic, I. Lee, A. Mok, and R. Rajkumar, "Opportunities and obligations for physical computing systems," Computer, vol. 38, no. 11, pp. 23-31, Nov. 2005. (Pubitemid 41709764)
5. L. Sha, S. Gopalakrishnan, X. Liu, and Q. Wang, "Cyber-physical systems: A new frontier," in Proc. IEEE Int. Conf. Sens. Netw., Ubiquitous, Trustworthy Comput. (SUTC'08), Jun. 2008, pp. 1-9.
6. G. R. Gupta, S. Sanghavi, and N. B. Shroff, "Node weighted scheduling," in Proc. Int. Joint Conf. Meas. Modeling Comput. Syst. (Sigmetrics'09), Jun. 2009, pp. 97-108.
7. J. W.-S. Liu, Real-Time Systems, Englewood Cliffs, NJ: Prentice Hall, 2000.
8. M.-Y. Nam, R. Pellizzoni, L. Sha, and R. M. Bradford, "ASIIST: Application specific I/O integration support tool for real-time bus architecture designs," in Proc. IEEE Int. Conf. Eng. Complex Comput. Syst. (ICECCS), June 2009, pp. 11-22.
9. K. Hoyme and K. Driscoll, "SAFEbus," in Proc. IEEE/AIAA Digital Avionics Syst. Conf. (DASC'92), Oct. 1992, pp. 68-73.
10. K. Hoyme and K. Driscoll, "The airplane information management system: An integrated real-time flight-deck control system," in Proc. IEEE Real-Time Syst. Symp. (RTSS'92), Dec. 1992, pp. 267-270.
11. Aeronautical Radio Inc., "Avionics application software standard interface, part 1, required services," SAE Int., ARINC Specification, Tech. Rep. 653P1-3, Nov. 2010.
12. P. Feiler, B. Lewis, and S. Vestal, "The SAE architecture analysis & design language (AADL): A standard for engineering performance critical systems," in Proc. IEEE Conf. Comput.-Aided Control Syst. Des., Oct. 2006, pp. 1206-1211. (Pubitemid 351634451)
13. M. J. Neely, E. Modiano, and Y.-S. Cheng, "Logarithmic delay for packet switches under the crossbar constraint," IEEE/ACM Trans. Netw., vol. 15, no. 3, pp. 657-668, Jun. 2007. (Pubitemid 46979745)
14. Q. Wang, S. Gopalakrishnan, X. Liu, and L. Sha, "Aswitch design for real-time industrial networks," in Proc. IEEE Real-Time Embedded Technol. Appl. Symp. (RTAS'08), Apr. 2008, pp. 367-376.
15. R. Davis and A. Burns, "Hierarchical fixed priority preemptive scheduling," in Proc. IEEE Real-Time Syst. Symp. (RTSS'05), Dec. 2005, pp. 389-398.
16. R. Davis and A. Burns, "Resource sharing in hierarchical fixed priority preemptive systems," in Proc. IEEE Real-Time Syst. Symp. (RTSS'06), Dec. 2006, pp. 257-270.
17. G. Lipari and E. Bini, "Resource partitioning among real-time applications," in Proc. Euromicro Conf. Real-Time Syst. (ECRTS'03), Jul. 2003, pp. 151-158.
18. K. Kang, K.-J. Park, L. Sha, and Q. Wang, "Design of a crossbarVOQ real-time switch with clock-driven scheduling for a guaranteed delay bound," Real-Time Syst., vol. 49, no. 1, pp. 117-135, Jan. 2013.
19. Aeronautical Radio Inc., "Digital information transfer system (DITS), part 1, functional description, electrical interface, label assignments and word formats," ARINC Specification, Tech. Rep. 429P1-17, May 2004.
20. Aeronautical Radio Inc., "Multi-transmitter data bus, part 1, technical description," SAE Int., ARINC Specification, Tech. Rep. 629P1-5, Mar. 1999.
21. N. Audsley and A. Wellings, "Analysing apex applications," in Proc. IEEE Real-Time Syst.Symp. (RTSS'96), Dec. 1996, pp. 39-39.
22. Y.-H. Lee, D. Kim, M. Younis, and J. Zhou, "Scheduling tool and algorithm for integrated modular avionics systems," in Proc. IEEE/AIAA Digital Avionics Syst. Conf. (DASC'00), 2000, vol. 1, pp. 1C2/1-1C2/8.
23. T. G. Baker, "Lessons Learned Integrating COTS into Systems," Lect. Notes Comput. Sci., vol. 2255, pp. 21-30, 2002.
24. B. Reynolds, "An application of COTS ethernet for avionics," in Proc. IEEE/AIAA Digital Avionics Syst. Conf., vol. 2, pp. J13/1-J13/8, Nov. 1998.
25. T. Schuster and D. Verma, "Networking concepts comparison for avionics architecture," Proc. IEEE/AIAA Digital Avionics Syst. Conf., Oct. 2008, pp. 1.D.1-1-1.D.1-11.
26. J.-L. Scharbarg, F. Ridouard, and C. Fraboul, "A probabilistic analysis of end-to-end delays on an AFDXavionic network," IEEE Trans. Ind. Informat., vol. 5, no. 1, pp. 38-49, Feb. 2009.
27. Z. Gu, S. Kodase, S. Wang, and K.G. Shin, "Amodel-based approach to system-level dependency and real-time analysis of embedded software," in Proc. Real-Time Embedded Technol. Appl. Symp. (RTAS'03), May 2003, pp. 78-85.
28. R. Varona-Gomez and E. Villar, "AADL simulation and performance analysis in SystemC," in Proc. IEEE Int. Conf. Eng. Complex Comput. Syst. (ICECCS'11), Jun. 2009, pp. 323-328.
29. Y. Zhu, Y. Dong, C. Ma, and F. Zhang, "A methodology of modelbased testing forAADLflowlatency in CPS," in Proc. Int.Conf. Secure Softw. Integr. Rel. Improvement Companion (SSIRI-C'11), Jun. 2011, pp. 99-105.
30. M. Lafaye, M. Gatti, D. Faura, and L. Pautet, "Model driven early exploration of IMA execution platform," in Proc. IEEE/AIAA Digital Avionics Syst. Conf. (DASC'11), Oct. 2011, pp. 7A2-1-7A2-11.
31. D. Shah, P. Giaccone, E. Leonardi, and B. Prabhakar, "Delay bounds for combined input and output switches with low speedups," Perform. Eval., vol. 55, no. 1/2, pp. 113-128, Jan. 2004.
32. D. Shah, P. Giaccone, and E. Leonardi, "Throughput region of finitebuffered networks," IEEE Trans. Parallel Distrib. Syst., vol 18, no. 2, pp. 251-263, Feb. 2007.
33. S. Deb, D. Shah, and S. Shakkottai, "Fast matching algorithms for repetitive optimization: An application to switch scheduling," in Proc. Conf. Inform., Sci. Syst. (CISS'06), Mar. 2006, pp. 1266-1271.
34. S. Gopalakrishnan, M. Caccamo, and L. Sha, "Switch scheduling and network design for real-time systems," in Proc. IEEE Real-Time Embedded Technol. Appl. Symp. (RTAS'06), Apr. 2006, pp. 289-300 (Pubitemid 44539779)