Analytical method for pattern generation in five-level cascaded H-bridge inverter using selective harmonic elimination

IEEE Transactions on Industrial Electronics

Volumn 61, Issue 11, 2014, Pages 5811-5819

  Buccella, Concettina ^a,b   Cecati, Carlo ^a,b   Cimoroni, Maria Gabriella ^a   Razi, Kaveh ^a,b  

^a UNIVERSITY OF L'AQUILA   (Italy)

^b DigiPower Ltd   (Italy)

Author keywords

Cascaded multilevel inverters; Chebyshev polynomials; high power converters; modulation; selective harmonic elimination (SHE); total harmonic distortion (THD); Waring formulas

Indexed keywords

BRIDGE CIRCUITS; ELECTRIC INVERTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MODULATION;

CASCADED MULTI-LEVEL INVERTERS; CHEBYSHEV POLYNOMIALS; HIGH POWER CONVERTERS; SELECTIVE HARMONIC ELIMINATION; TOTAL HARMONIC DISTORTION (THD); WARING FORMULAS;

POLYNOMIALS;

EID: 84902350437     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2014.2308163     Document Type: Article

References (48)

1. H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltage control in thyristor converters: Part I-Harmonic elimination, " IEEE Trans. Ind. Appl., vol. IA-9, no. 3, pp. 310-317, May 1973.
2. H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltage control in thyristor converters: Part II-Voltage control technique, " IEEE Trans. Ind. Appl., vol. IA-10, no. 5, pp. 666-673, Sep. 1974.
3. J. Napoles, A. Watson, J. Padilla, J. Leon, L. Franquelo, W. Patrick, and M. Aguirre, "Selective harmonic mitigation technique for cascaded H-bridge converters with non-equal DC link voltages, " IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1963-1971, May 2013.
4. J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo, and M. A. Aguirre, "Selective harmonic mitigation technique for high-power converters, " IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2315-2323, Jul. 2010.
5. L. G. Franquelo, J. Napoles, R. Portillo, J. I. Leon, and M. A. Aguirre, "A flexible selective harmonic mitigation technique to meet grid codes in three-level PWM converters, " IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 3022-3029, Dec. 2007. (Pubitemid 350130686)
6. K. Gopakumar, N. A. Azeez, J. Mathew, A. Dey, and M. Kazmierkowski, "A medium voltage inverter fed IM drive using multilevel 12-sided polygonal vectors, with nearly constant switching frequency current hysteresis controller, " IEEE Trans. Ind. Electron., vol. 61, no. 4, pp. 1700-1709, Apr. 2014.
7. B. Sanzhong and S. M. Lukic, "New method to achieve AC harmonic elimination and energy storage integration for 12-pulse diode rectifiers, " IEEE Trans. Ind. Electron., vol. 60, no. 7, pp. 2547-2554, Jul. 2013.
8. F. Filho, H. Z. Maia, T. H. A. Mateus, B. Ozpineci, L. M. Tolbert, and J. O. P. Pinto, "Adaptive selective harmonic minimization based on ANNs for cascade multilevel inverters with varying DC sources, " IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1955-1962, May 2013.
9. S. R. Pulikanti, G. Konstantinou, and V. G. Agelidis, "Hybrid seven-level cascaded active neutral-point-clamped-based multilevel converter under SHE-PWM, " IEEE Trans. Ind. Electron., vol. 60, no. 11, pp. 4794-4804, Nov. 2013.
10. J. I. Guzman, P. E. Melin, J. R. Espinoza, L. A. Moran, C. R. Baier, J. A. Munoz, and G. A. Guinez, "Digital implementation of selective harmonic elimination techniques in modular current source rectifiers, " IEEE Trans. Ind. Informat., vol. 9, no. 2, pp. 1167-1177, May 2013.
11. J.-S. Lai and F. Z. Peng, "Multilevel converters-A new breed of power converters, " IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-517, May/Jun. 1996. (Pubitemid 126777208)
12. C. Buccella, C. Cecati, and M. G. Cimoroni, "Investigation about numerical methods for selective harmonics elimination in cascaded multilevel inverters, " in Proc. Int. Conf. ESARS Propulsion, Bologna, Italy, Oct. 2012, pp. 1-6.
13. C. Buccella, C. Cecati, and M. G. Cimoroni, "Harmonics elimination in 5-level converters operating at very low switching frequency, " in Proc. IEEE ICIT, Cape Town, South Africa, Feb. 24-27, 2013, pp. 1946-1951.
14. F. Z. Peng, J.-S. Lai, J. W. McKeever, and J. VanCoevering, "A multilevel voltage-source inverter with separate DC sources for static VAr generation, " IEEE Trans. Ind. Appl., vol. 32, no. 5, pp. 1130-1138, Sep./Oct. 1996. (Pubitemid 126777254)
15. J. Vassallo, J. C. Clare, and P. W. Wheeler, "A power-equalized harmonic-elimination scheme for utility-connected cascaded H-bridge multilevel converters, " in Proc. IEEE 29th IECON/IECON, Nov. 2-6, 2003, vol. 2, pp. 1185-1190.
16. H. L. Liu, G. H. Cho, and S. S. Park, "Optimal PWM design for high power three-level inverter through comparative studies, " IEEE. Trans. Power Electron., vol. 10, no. 1, pp. 38-47, Jan. 1995.
17. J. Kumar, B. Das, and P. Agarwal, "Selective harmonic elimination technique for a multilevel inverter, " in Proc. 15th NPSC, Bombay, India, Dec. 2008, pp. 608-613, IIT.
18. L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives, " IEEE Trans. Ind. Appl., vol. 35, no. 1, pp. 36-44, Jan./Feb. 1999.
19. J. Sun and I. Grotstollen, "Pulsewidth modulation based on real-time solution of algebraic harmonic elimination equations, " in Proc. 20th IEEE IECON/IECON, Sep. 5-9, 1994, vol. 1, pp. 79-84.
20. L. Li, D. Czarkowski, Y. Liu, and P. Pillay, "Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters, " IEEE Trans. Ind. Appl., vol. 36, no. 1, pp. 160-170, Jan./Feb. 2000. (Pubitemid 30568862)
21. T. Tang, J. Han, and X. Tan, "Selective harmonic elimination for a cascade multilevel inverter, " in Proc. IEEE ISIE, Jul. 2006, vol. 2, pp. 977-981.
22. W. Fei, X. Du, and B. Wu, "A generalized half-wave symmetry SHE-PWM formulation for multilevel voltage inverters, " IEEE Trans. Ind. Electron., vol. 57, no. 9, pp. 3030-3038, Sep. 2010.
23. T. J. Liang, R. M. O'Connell, and R. G. Hoft, "Inverter harmonic reduction using Walsh function harmonic elimination method, " IEEE Trans. Power Electron., vol. 12, no. 6, pp. 971-982, Nov. 1997. (Pubitemid 127765097)
24. J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, "Control of a multilevel converter using resultant theory, " IEEE Trans. Control Syst. Technol., vol. 11, no. 3, pp. 345-353, May 2003.
25. J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, "A unified approach to solving the harmonic elimination equations in multilevel converters, " IEEE Trans. Power Electron., vol. 19, no. 2, pp. 478-490, Mar. 2004.
26. B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms, " IEEE Power Electron. Lett., vol. 3, no. 3, pp. 92-95, Sep. 2005. (Pubitemid 41729888)
27. R. Salehi, N. Farokhnia, M. Abedi, and S. H. Fathi, "Elimination of low order harmonics in multilevel inverter using genetic algorithm, " J. Power Electron., vol. 11, no. 2, pp. 132-139, Mar. 2011.
28. M. S. A. Dahidah and V. G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula, " IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1620-1630, Jul. 2008.
29. A. Kavousi, B. Vahidi, R. Salehi, M. Bakhshizadeh, N. Farokhnia, and S. S. Fathi, "Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters, " IEEE Trans. Power Electron., vol. 27, no. 4, pp. 1689-1696, Apr. 2012.
30. M. T. Hagh, H. Taghizadeh, and K. Razi, "Harmonic minimization in multilevel inverters using modified species-based particle swarm optimization, " IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2259-2267, Oct. 2009.
31. A. Kaviani, S. H. Fathi, N. Farokhnia, and A. Ardakani, "PSO, an effective tool for harmonics elimination and optimization in multilevel inverters, " in Proc. 4th IEEE Conf. Ind. Electron. Appl., May 25-27, 2009, pp. 2902-2907.
32. K. Shen, D. Zhao, J. Mei, L. M. Tolbert, J. Wang, M. Ban, Y. Ji, and X. Cai, "Elimination of harmonics in a modular multilevel converter using particle swarm optimization-based staircase modulation strategy, " IEEE Trans. Ind. Electron., vol. 61, no. 10, pp. 5311-5322, Oct. 2014.
33. R. Salehi, B. Vahidi, N. Farokhnia, and M. Abedi, "Harmonic elimination and optimization of stepped voltage of multilevel inverter by bacterial foraging algorithm, " J. Elect. Eng. Technol., vol. 5, no. 4, pp. 545-551, Dec. 2010.
34. K. Sundareswaran, K. Jayant, and T. N. Shanavas, "Inverter harmonic elimination through a colony of continuously exploring ants, " IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2558-2565, Oct. 2007.
35. T. Kato, "Sequential homotopy-based computation of multiple solutions forselected harmonic elimination inPWMinverters, " IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 46, no. 5, pp. 586-593, May 1999.
36. J. Sun, S. Beineke, and H. Grotstollen, "Optimal PWM based on realtime solution of harmonic elimination equations, " IEEE Trans. Power Electron., vol. 11, no. 4, pp. 612-621, Jul. 1996. (Pubitemid 126780432)
37. Y. X. Xie, L. Zhou, and H. Peng, "Homotopy algorithm research of the inverter harmonic elimination PWM model, " Proc. Chin. Soc. Elect. Eng., vol. 20, no. 10, pp. 23-26, 2000.
38. V. G. Agelidis, A. Balouktsis, and I. Balouktsis, "On applying a minimization technique to the harmonic elimination PWM control: The bipolar waveform, " IEEE Power Electron. Lett., vol. 2, no. 2, pp. 41-44, Jun. 2004.
39. V. G. Agelidis, A. Balouktsis, and C. Cosar, "Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: Analysis and experimental verification, " IEEE Trans. Power Electron., vol. 21, no. 2, pp. 415-421, Mar. 2006. (Pubitemid 43380090)
40. M. Abramowitz and I. A. Stegun, Handbook of Mathematical Functions. Washington, DC, USA: National Bureau of Standards, 1964, ser. Applied Mathematics Series 55.
41. I. G. Mac Donald, Symmetric Functions and Hall Polynomials. Oxford, U.K.: Clarendon Press, 1995.
42. C. Buccella, C. Cecati, and H. Latafat, "Digital control of power converters-A survey, " IEEE Trans. Ind. Informat., vol. 8, no. 3, pp. 437-447, Aug. 2012.
43. C. Cecati, "Microprocessors for power electronics and electrical drives applications, " IEEE Ind. Electron. Soc. Newslett., vol. 46, no. 3, pp. 5-9, Sep. 1999.
44. J. Holtz and N. Oikonomou, "Synchronous optimal pulsewidth modulation and stator flux trajectory control for medium-voltage drives, " IEEE Trans Ind. Appl., vol. 43, no. 2, pp. 600-608, Mar./Apr. 2007. (Pubitemid 46563096)
45. M. F. Escalante, J. C. Vannier, and A. Arzande, "Flying capacitor multilevel inverters and DTC motor drive applications, " IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 809-815, Aug. 2002.
46. Matlab 7.13 (R2011b) Software Package. [Online]. Available: http://www.Mathworks.com
47. [Online]. Available: http://www.mcselec.com/? option=com- content&task=view&id=14&Itemid=41
48. [Online]. Available: www.xilinx.com/support/download/