Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters

IEEE Transactions on Power Electronics

Volumn 27, Issue 4, 2012, Pages 1689-1696

  Kavousi, Ayoub ^a   Vahidi, Behrooz ^a   Salehi, Reza ^a   Bakhshizadeh, Mohammad Kazem ^a   Farokhnia, Naeem ^a   Fathi, S Hamid ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

Bee algorithm (BA); genetic algorithm (GA); multilevel inverter; selective harmonic elimination PWM (SHEPWM)

Indexed keywords

BEE ALGORITHM; BEE ALGORITHM (BA); CASCADED MULTILEVEL INVERTERS; CONVERGENCE RATES; EXPERIMENTAL STUDIES; FORAGING BEHAVIORS; FUNDAMENTAL COMPONENT; GLOBAL MINIMA; HARMONIC ELIMINATION; LOW ORDER HARMONICS; MATLAB- SOFTWARE; MULTILEVEL INVERTER; NEIGHBORHOOD SEARCH; OPTIMIZATION METHOD; RANDOM SEARCHES; SELECTIVE HARMONIC ELIMINATION; SELECTIVE HARMONIC ELIMINATION PWM; CASCADED MULTI-LEVEL INVERTERS; PROBABILITY OF CONVERGENCES; SELECTIVE HARMONIC ELIMINATION PWM (SHEPWM); SOLVING NONLINEAR EQUATIONS;

MATLAB; PROBABILISTIC LOGICS;

GENETIC ALGORITHMS;

EID: 84857412781     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2011.2166124     Document Type: Article

References (21)

1. Q. Song and W. Liu, "Control of a cascade STATCOM with star configuration under unbalanced conditions," IEEE Trans. Power Electron., vol. 24, no. 1, pp. 45-58, Jan. 2009.
2. N. Flourentzou, V. G. Agelidis, and G. D. Demetriades, "VSC-based HVDC power transmission systems: An overview," IEEE Trans. Power Electron., vol. 24, no. 3, pp. 592-602, Mar. 2009.
3. M. Hagiwara, K. Nishimura, and H. Akagi, "A medium-voltage motor drive with a modular multilevel PWM inverter," IEEE Trans. Power Electron., vol. 25, no. 7, pp. 1786-1799, Jul. 2010.
4. N. Hatti, K. Hasegawa, and H. Akagi, "A 6.6-kV transformerless motor drive using a five-level diode-clamped PWM inverter for energy savings of pumps and blowers," IEEE Trans. Power Electron., vol. 24, no. 3, pp. 796-803, Mar. 2009.
5. A. K. Sadigh, S. H. Hosseini, M. Sabahi, and G. B. Gharehpetian, "Double flying capacitor multicell converter based on modified phase-shifted pulsewidth modulation," IEEE Trans. Power Electron., vol. 25, no. 6, pp. 1517-1526, Jun. 2010.
6. A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "A hybrid cascade converter topology with series-connected symmetrical and asymmetrical diode-clamped H-bridge cells," IEEE Trans. Power Electron., vol. 26, no. 1, pp. 51-65, Jan. 2011.
7. A. Kaviani, S. H. Fathi, N. Farokhnia, and A. Ardakani, "PSO, an effective tool for harmonics elimination and optimization in multilevel inverters," in Proc. 4th IEEE Conf. Ind. Electron. Appl., May 25-27, 2009, pp. 2902-2907.
8. W. Fei, X. Ruan, and B. Wu, "A generalized formulation of quarter-wave symmetry SHE-PWM problems for multilevel inverters," IEEE Trans. Power Electron., vol. 24, no. 7, pp. 1758-1766, Jul. 2009.
9. M. T. Hagh, H. Taghizadeh, and K. Razi, "Harmonic minimization in multilevel inverters using modified species-based particle swarm optimization," IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2259-2267, Oct. 2009.
10. W.Fei,X. Du, andB.Wu,"Ageneralized half-wave symmetry SHE-PWM formulation for multilevel voltage inverters," IEEE Trans. Ind. Electron., vol. 57, no. 9, pp. 3030-3038, Sep. 2010.
11. T. Tang, J. Han, and X. Tan, "Selective harmonic elimination for a cascade multilevel inverter," in Proc. IEEE Int. Symp. Ind. Electron., Jul. 2006, vol. 2, pp. 977-981.
12. Z. Du, L. M. Tolbert, and J. N. Chiasson, "Active harmonic elimination for multilevel converters," IEEE Trans. Power Electron., vol. 21, no. 2, pp. 459-469, Mar. 2006. (Pubitemid 43380095)
13. M. G. Hosseini-Aghdam, S. H. Fathi, and G. B. Gharehpetian, "Elimination of harmonics in a multilevel inverter with unequal DC sources using the homotopy algorithm," in Proc. IEEE Int. Symp. Ind. Electron., Jun. 4-7, 2007, pp. 578-583.
14. R. Salehi, N. Farokhnia, M. Abedi, and S. H. Fathi, "Elimination of low order harmonics in multilevel inverter using genetic algorithm," J. Power Electron., vol. 11, no. 2, pp. 132-139, Mar. 2011.
15. M. S. A. Dahidah and V. G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1620-1630, Jul. 2008.
16. R. Salehi, B. Vahidi, N. Farokhnia, and M. Abedi, "Harmonic elimination and optimization of stepped voltage of multilevel inverter by bacterial foraging algorithm," J. Electr. Eng. Technol., vol. 5, no. 4, pp. 545-551, 2010.
17. K. Sundareswaran, K. Jayant, and T. N. Shanavas, "Inverter harmonic elimination through a colony of continuously exploring ants," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2558-2565, Oct. 2007.
18. M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2197-2206, Jul. 2010.
19. D. T. Pham, S. Otari, A. Adidy, M.Mahmuddin, and H. Al-Jabbouli, "Data clustering using the bees algorithm," in Proc. 40th College Int. pour la Recherche en Productique Int. Manuf. Syst. Semin., 2007.
20. L.Ozbakir,A. Baykasoglu, andP.Tapkan, "Bees algorithm for generalized assignment problem," Appl. Math. Comput., vol. 215, pp. 3782-3795, 2010.
21. N. Farokhnia, H. Vadizadeh, S. H. Fathi, and F. Anvariasl, "Calculating the formula of line voltage THD in multilevel inverter with unequal DC sources," IEEE Trans. Ind. Electron., vol. 58, no. 8, pp. 3359-3372, Aug. 2011.