ATraPos: Adaptive transaction processing on hardware Islands

Proceedings - International Conference on Data Engineering

Volumn , Issue , 2014, Pages 688-699

  Porobic, Danica ^a   Liarou, Erietta ^a   Tozun, Pinar ^a   Ailamaki, Anastasia ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STRUCTURES; DATABASE SYSTEMS; MANAGERS; STORAGE MANAGEMENT;

ADAPTIVE MONITORING; COMMUNICATION COST; EXPERIMENTAL ANALYSIS; INTER-CORE COMMUNICATIONS; MULTI-CORE SERVERS; NON UNIFORM MEMORY ACCESS; TRANSACTION PROCESSING; WORKLOAD CHARACTERISTICS;

HARDWARE;

EID: 84901794872     PISSN: 10844627     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICDE.2014.6816692     Document Type: Conference Paper

References (30)

1. D. Porobic, I. Pandis, M. Branco, P. Tözün, and A. Ailamaki, "OLTP on Hardware Islands," PVLDB, vol. 5, no. 11, pp. 1447-1458, 2012.
2. P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, O. Kocberber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. Ozer, and B. Falsafi, "Scale-Out Processors," in ISCA, 2012, pp. 500-511.
3. B. M. Beckmann and D. A. Wood, "Managing Wire Delay in Large Chip-Multiprocessor Caches," in MICRO, 2004, pp. 319-330.
4. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, "Reactive NUCA: near-optimal block placement and replication in distributed caches," in ISCA, 2009, pp. 184-195.
5. I. Pandis, R. Johnson, N. Hardavellas, and A. Ailamaki, "Data-Oriented Transaction Execution," PVLDB, vol. 3, no. 1, pp. 928-939, 2010.
6. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. chang Miao, J. F. B. III, and A. Agarwal, "On-Chip Interconnection Architecture of the Tile Processor," IEEE Micro, vol. 27, pp. 15-31, 2007.
7. K. Closson, "You buy a NUMA system, Oracle says disable NUMA! What gives?" 2009, http://kevinclosson.wordpress.com/2009/05/14/you-buy-a-numa- system-oracle-says-disable-numa-what-gives-part-ii/.
8. M. Wilson, "Disabling NUMA parameter," 2011, http://www.michaelwilsondba.info/2011/05/disabling-numa-parameter.html.
9. I. Calciu, D. Dice, Y. Lev, V. Luchangco, V. J. Marathe, and N. Shavit, "NUMA-aware reader-writer locks," in PPoPP, 2013, pp. 157-166.
10. D. Dice, V. J. Marathe, and N. Shavit, "Lock cohorting: a general technique for designing NUMA locks," in PPoPP, 2012, pp. 247-256.
11. L. Gidra, G. Thomas, J. Sopena, and M. Shapiro, "A Study of the Scalability of Stop-the-world Garbage Collectors on Multicores," in ASPLOS, 2013, pp. 229-240.
12. L. Bouganim, D. Florescu, and P. Valduriez, "Load Balancing for Parallel Query Execution on NUMA Multiprocessors," Distributed and Parallel Databases, vol. 7, pp. 99-121, 1999.
13. M.-C. Albutiu, A. Kemper, and T. Neumann, "Massively parallel sort-merge joins in main memory multi-core database systems," PVLDB, vol. 5, no. 10, pp. 1064-1075, 2012.
14. Y. Li, G. Lohman, I. Pandis, R. Mueller, and V. Raman, "NUMA-aware algorithms: the case of data shuffling," in CIDR, 2013.
15. T. Kiefer, B. Schlegel, and W. Lehner, "Experimental Evaluation of NUMA Effects on Database Management Systems," in BTW, 2013, pp. 185-204.
16. A. Quamar, K. A. Kumar, and A. Deshpande, "Sword: Scalable workload-aware data placement for transactional workloads," in EDBT, 2013, pp. 430-441.
17. A. Pavlo, C. Curino, and S. Zdonik, "Skew-Aware Automatic Database Partitioning in Shared-Nothing, Parallel OLTP Systems," in SIGMOD, 2012, pp. 61-72.
18. P. Tözün, I. Pandis, R. Johnson, and A. Ailamaki, "Scalable and Dynamically Balanced Shared-Everything OLTP with Physiological Partitioning," VLDB Journal, vol. 22, no. 2, pp. 151-175, 2013.
19. R. Johnson, I. Pandis, N. Hardavellas, A. Ailamaki, and B. Falsafi, "Shore-MT: A Scalable Storage Manager for the Multicore Era," in EDBT, 2009, pp. 24-35.
20. Intel, "Intel VTune Amplifier XE performance profiler," http://software.intel.com/en-us/articles/intel-vtune-amplifier-xe/.
21. R. Johnson, I. Pandis, and A. Ailamaki, "Improving OLTP Scalability Using Speculative Lock Inheritance," PVLDB, vol. 2, no. 1, pp. 479-489, 2009.
22. R. Johnson, I. Pandis, R. Stoica, M. Athanassoulis, and A. Ailamaki, "Aether: A Scalable Approach to Logging," PVLDB, vol. 3, no. 1, pp. 681-692, 2010.
23. M. Stonebraker, S. Madden, D. J. Abadi, S. Harizopoulos, N. Hachem, and P. Helland, "The end of an architectural era: (it's time for a complete rewrite)," in VLDB, 2007, pp. 1150-1160.
24. I. Pandis, P. Tözün, R. Johnson, and A. Ailamaki, "PLP: Page Latch-free Shared-everything OLTP," PVLDB, vol. 4, no. 10, pp. 610-621, 2011.
25. P. Tözün, I. Pandis, C. Kaynak, D. Jevdjic, and A. Ailamaki, "From A to E: Analyzing TPC's OLTP Benchmarks-The obsolete, the ubiquitous, the unexplored," in EDBT, 2013, pp. 17-28.
26. Linux, "numactl-linux man page," http://linux.die.net/man/8/ numactl.
27. Intel, "Intel performance counter monitor," http://software.intel.com/en-us/articles/intel-performance-counter-monitor-a- better-way-to-measure-cpu-utilization.
28. S. Neuvonen, A. Wolski, M. Manner, and V. Raatikka, "Telecom application transaction processing benchmark (TATP)," 2009, http://tatpbenchmark.sourceforge.net/.
29. TPC, "TPC benchmark C (OLTP) standard specification, revision 5.11," 2010, http://www.tpc.org/tpcc.
30. C. Curino, E. Jones, Y. Zhang, and S. Madden, "Schism: a workload-driven approach to database replication and partitioning," PVLDB, vol. 3, no. 1, pp. 48-57, 2010.