Evaluation of physical unclonable functions for 28-nm process field-programmable gate arrays

Journal of Information Processing

Volumn 22, Issue 2, 2014, Pages 344-356

  Hori, Yohei ^a   Kang, Hyunho ^b   Katashita, Toshihiro ^a   Satoh, Akashi ^c   Kawamura, Shinichi ^a,d   Kobara, Kazukuni ^a  

^a NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGY AIST   (Japan)

^b TOKYO UNIVERSITY OF SCIENCE   (Japan)

^c UNIVERSITY OF ELECTRO COMMUNICATIONS   (Japan)

^d TOSHIBA CORPORATION   (Japan)

Author keywords

Arbiter PUF; Artix 7; Kintex 7; Performance evaluation; Physical unclonable function (PUF); Pseudo LFSR PUF (PL PUF); SASEBO GIII

Indexed keywords

EID: 84898666039     PISSN: 03875806     EISSN: 18826652     Source Type: Journal    
DOI: 10.2197/ipsjjip.22.344     Document Type: Article

References (28)

1. Bauder, D.W.: An Anti-Counterfeiting Concept for Currency, Technical Report Systems Research Report PTK-11990, Sandia National Laboratories (1983).
2. Inquiry into Counterfeit Electronic Parts in the Department of Defense Supply Chain, Committee on Armed Services, United States Senate (2012).
3. Digilent, Inc.: Nexys4TM FPGA Board Reference Manual (2013).
4. Fujiwara, H., Yabuuchi, M., Tsukamoto, Y., Nakano, H., Owada, T., Kawai, H. and Nii, K.: A stable chip-ID generating physical uncloneable function using random address errors in SRAM, SOCC 2012, pp.143-147, IEEE (2012).
5. Gassend, B., Clarke, D., van Dijk, M. and Devadas, S.: Silicon Physical Random Functions, CCS 2002, pp.148-160, ACM (2002).
6. George, M. and Alfke, P.: Linear Feedback Shift Registers in Virtex Devices, Xilinx apprication note XAPP210 (2007).
7. Guajardo, J., Kumar, S.S., Schrijen, G.-J. and Tuyls, P.: FPGA Intrinsic PUFs and Their Use for IP Protection, CHES'07, pp.63-80 (2007).
8. (Anonymized for review): Pseudo-LFSR PUF: A Compact, Efficient and Reliable Physical Unclonable Function, ReConFig2011, pp.223-228 (2011).
9. (Anonymized for review): Performance Evaluation of Physical Unclonable Functions on 45-nm Process FPGAs, DICOMO 2012, pp.1928-1933 (2012). (in Japanese).
10. (Anonymized for review): Performance Evaluation of Physical Unclonable Functions on Kintex-7 FPGA, IEICE Technical Report, RECONF2013-17, pp.91-96 (2013). (in Japanese).
11. (Anonymized for review): Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs, Proc. ReConFig2010, pp.298-303 (2010).
12. Information Technology - Trusted Platform Module - Part 1: Overview, ISO/IEC 11889-1:2009 (2009).
13. Top 5 Most Counterfeited Parts Represent a $169 Billion Potential Challenge for Global Semiconductor Market, iSuppli (2012), available from _http://www.isuppli.com/_.
14. Katashita, T., Hori, Y., Sakane, H. and Satoh, A.: Side-Channel Attack Standard Evaluation Board SASEBO-W for Smartcard Testing, NIAT 2012 (2012).
15. Kocher, P., Jaffe, J. and Jun, B.: Differential power analysis, CRYPTO'99, pp.388-397 (1999).
16. Kocher, P.C.: Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, CRYPTO'96, pp.104-113 (1996).
17. Komano, Y., Ohta, K., Sakiyama, K. and Mitsugu, I.: Security of Pattern Matching Key Generation using Part of PUF Output, SCIS 2013 (2013).
18. Kumar, S.S., Guajardo, J., Maesyz, R., Schrijen, G.-J. and Tuyls, P.: The Butterfly PUF, HOST'08, pp.67-70 (2008).
19. Lattibeaudiere, A.T.: Connecting Living Programme Overview, Technical Report, GSM Association (2011).
20. Maes, R. and Verbauwhede, I.: Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions, Towards Hardware-Intrinsic Security, Sadeghi, A.-R. and Naccache, D. (Eds.), chapter 1, pp.3-37, Springer-Verlag (2010).
21. Pappu, S.R.: Physical One-Way Functions, PhD Thesis, MIT (2001).
22. Rührmair, U., Sehnke, F., Sölter, J., Dror, G., Devadas, S. and Schmidhuber, J.: Modeling Attacks on Physical Unclonable Functions, CCS 2010, pp.237-249, ACM (2010).
23. Satoh, A., Katashita, T. and Sakane, H.: Secure implementation of cryptographic modules-Development of a standard evaluation environment for side channel attacks, Synthesiology, Vol.3, No.1, pp.56-65 (2010).
24. Suh, G.E. and Devadas, S.: Physical Physical Unclonable Functions for Device Authentication and Secret Key Generation, DAC'07, pp.9-14 (2007).
25. Suzuki, D. and Shimizu, K.: The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes, Proc. CHES2010, pp.366-382 (2010).
26. Xilinx, Inc.: Virtex-5 Family Overview (2009).
27. Xilinx, Inc.: Spartan-6 Family Overview (2011).
28. Xilinx, Inc.: 7 Series FPGAs Overview, Advanced Product Specification (DS180 v1.13) (2012).